- 您现在的位置：买卖IC网 > PDF目录17038 > EVAL-AD7676CBZ (Analog Devices Inc)BOARD EVALUATION FOR AD7676 PDF资料下载
参数资料
| 型号： | EVAL-AD7676CBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 17/20页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD7676 |
| 标准包装： | 1 |
| 系列： | PulSAR® |
| ADC 的数量： | 1 |
| 位数： | 16 |
| 采样率（每秒）： | 500k |
| 数据接口： | 串行，并联 |
| 输入范围： | ±VREF |
| 在以下条件下的电源（标准）： | 67mW @ 500kSPS |
| 工作温度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7676 |
| 已供物品： | 板 |
| 相关产品： | AD7676ASTZRL-ND - IC ADC 16BIT DIFF INP 48LQFP AD7676ASTZ-ND - IC ADC 16BIT 500KSPS DIFF 48LQFP |
REV. B
AD7676
–6–
PIN FUNCTION DESCRIPTIONS (continued)
Pin No. Mnemonic
Type
Description
21
D[8]
DO
When SER/
PAR is LOW, this output is used as Bit 8 of the Parallel Port Data Output Bus. When
or SDOUT
SER/
PAR is HIGH, this output, part of the Serial Port, is used as a serial data output synchronized
to SCLK. Conversion results are stored in an on-chip register. The AD7676 provides the conversion
result, MSB first, from its internal shift register. The DATA format is determined by the logic level
of OB/
2C. In Serial Mode, when EXT/INT is LOW, SDOUT is valid on both edges of SCLK.
In Serial Mode, when EXT/
INT is HIGH:
If INVSCLK is LOW, SDOUT is updated on the SCLK rising edge and valid on the next falling edge.
If INVSCLK is HIGH, SDOUT is updated on the SCLK falling edge and valid on the next rising edge.
22
D[9]
DI/O
When SER/
PAR is LOW, this output is used as Bit 9 of the Parallel Port Data Output Bus.
or SCLK
When SER/
PAR is HIGH, this pin, part of the Serial Port, is used as a serial data clock input or
output, depending on the logic state of the EXT/
INT pin. The active edge where the data SDOUT
is updated depends on the logic state of the INVSCLK pin.
23
D[10]
DO
When SER/
PAR is LOW, this output is used as Bit 10 of the Parallel Port Data Output Bus.
or SYNC
When SER/
PAR is HIGH, this output, part of the Serial Port, is used as a digital output frame
synchronization for use with the internal data clock (EXT/
INT = Logic LOW). When a read
sequence is initiated and INVSYNC is LOW, SYNC is driven HIGH and remains HIGH while
SDOUT output is valid. When a read sequence is initiated and INVSYNC is HIGH, SYNC is
driven LOW and remains LOW while SDOUT output is valid.
24
D[11]
DO
When SER/
PAR is LOW, this output is used as Bit 11 of the Parallel Port Data Output Bus.
or RDERROR
When SER/
PAR is HIGH and EXT/INT is HIGH, this output, part of the Serial Port, is used as
an incomplete read error flag. In Slave Mode, when a data read is started and not complete when
the following conversion is complete, the current data is lost and RDERROR is pulsed HIGH.
25–28
D[12:15]
DO
Bit 12 to Bit 15 of the Parallel Port Data Output Bus. These pins are always outputs regardless
of the state of SER/
PAR.
29
BUSY
DO
Busy Output. Transitions HIGH when a conversion is started and remains HIGH until the conversion
is complete and the data is latched into the on-chip shift register. The falling edge of BUSY could
be used as a data-ready clock signal.
30
DGND
P
Must Be Tied to Digital Ground
31
RD
DI
Read Data. When
CS and RD are both LOW, the interface parallel or serial output bus is enabled.
32
CS
DI
Chip Select. When
CS and RD are both LOW, the interface parallel or serial output bus is enabled.
CS is also used to gate the external serial clock.
33
RESET
DI
Reset Input. When set to a logic HIGH, resets the AD7676. Current conversion if any is aborted.
34
PD
DI
Power-Down Input. When set to a logic HIGH, power consumption is reduced and conversions
are inhibited after the current one is completed.
35
CNVST
DI
Start Conversion. If
CNVST is HIGH when the acquisition phase (t
8) is complete, the next falling
edge on
CNVST puts the internal sample-and-hold into the hold state and initiates a conversion.
This mode is the most appropriate if low sampling jitter is desired. If
CNVST is LOW when the
acquisition phase (t8) is complete, the internal sample-and-hold is put into the hold state and a
conversion is started immediately.
36
AGND
P
Must Be Tied to Analog Ground
37
REF
AI
Reference Input Voltage
38
REFGND
AI
Reference Input Analog Ground
39
IN–
AI
Differential Negative Analog Input
43
IN+
AI
Differential Positive Analog Input
NOTES
AI = Analog Input
DI = Digital Input
DI/O = Bidirectional Digital
DO = Digital Output
P = Power
相关PDF资料 |
PDF描述 |
|---|---|
| LGU2W820MELZ | CAP ALUM 82UF 450V 20% SNAP |
| EBM22DCMN-S288 | CONN EDGECARD 44POS .156 EXTEND |
| MPC8306-SOM | MODULE BOARD FOR MPC830X |
| EVAL-AD7610CBZ | BOARD EVALUATION FOR AD7610 |
| EVAL-AD7651CBZ | BOARD EVALUATION FOR AD7651 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-AD7676EDZ | 功能描述:BOARD EVAL FOR AD7676 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:PulSAR® 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7677CB | 制造商:AD 制造商全称:Analog Devices 功能描述:Evaluation Board AD766X/AD767X |
| EVAL-AD7677CBZ | 功能描述:BOARD EVALUATION FOR AD7677 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:PulSAR® 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7677EDZ | 功能描述:BOARD EVAL FOR AD7677 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:* 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7678CB | 功能描述:BOARD EVALUATION FOR AD7678 RoHS:否 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:PulSAR® 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
发布紧急采购，3分钟左右您将得到回复。