参数资料
型号: EVAL-AD7708EBZ
厂商: Analog Devices Inc
文件页数: 20/44页
文件大小: 0K
描述: BOARD EVAL FOR AD7708
标准包装: 1
ADC 的数量: 1
位数: 16
采样率(每秒): 1.37k
数据接口: 串行
输入范围: ±2.5 V
在以下条件下的电源(标准): 3.84mW @ 3V
工作温度: -40°C ~ 85°C
已用 IC / 零件: AD7708
已供物品: 板,CD
相关产品: AD7708BRZ-ND - IC ADC 16BIT R-R 8/10CH 28SOIC
AD7708BRUZ-REEL7-ND - IC ADC 16BIT R-R 8/10CH 28TSSOP
AD7708BRZ-REEL7-ND - IC ADC 16BIT R-R 8/10CH 28SOIC
AD7708BRZ-REEL-ND - IC ADC 16BIT R-R 8/10CH 28SOIC
AD7708BRUZ-REEL-ND - IC ADC 16BIT R-R 8/10CH 28TSSOP
AD7708BRUZ-ND - IC ADC 16BIT R-R 8/10CH 28-TSSOP
AD7708BRU-REEL7-ND - IC ADC 16BIT R-R 8/10CH 28-TSSOP
AD7708BRU-REEL-ND - IC ADC 16BIT R-R 8/10CH 28-TSSOP
AD7708BRU-ND - IC ADC 16BIT R-R 8/10CH 28-TSSOP
AD7708BR-REEL7-ND - IC ADC 16BIT R-R 8/10CH 28-SOIC
更多...
其它名称: EVAL-AD7708EB
EVAL-AD7708EB-ND
REV. 0
AD7708/AD7718
–27–
Mode Register (A3, A2, A1, A0 = 0, 0, 0, 1; Power-On-Reset = 00Hex)
The Mode Register is an 8-bit register from which data can be read or to which data can be written. This register configures the
operating modes of the AD7708/AD7718. Table XV outlines the bit designations for the Mode Register. MR7 through MR0 indi-
cate the bit location, MR denoting the bits are in the Mode Register. MR7 denotes the first bit of the data stream. The number in
brackets indicates the power-on/reset default status of that bit.
7
R
M6
R
M5
R
M4
R
M3
R
M2
R
M1
R
M0
R
M
P
O
H
C
)
0
(
)
0
(
F
U
B
G
E
N)
0
(
L
E
S
F
E
R)
0
(
N
O
C
H
C)
0
(
D
P
C
S
O)
0
(
2
D
M)
0
(
1
D
M)
0
(
0
D
M
Table XV. Mode Register Bit Designations
Bit
Location
Mnemonic
Description
MR7
CHOP
If this bit is cleared, chopping is enabled. When this bit is set chopping is disabled. The default is for
chop enabled.
MR6
NEGBUF
This bit controls the operation of the input buffer on the AINCOM input when a channel is config-
ured for pseudo-differential mode of operation. If cleared, the analog negative input (AINCOM) is
unbuffered allowing it to be tied to AGND in single-ended input configuration. If this bit is set the
analog negative input (AINCOM) is buffered, placing a restriction on its common-mode input range.
MR5
REFSEL
If this bit is cleared, the reference selected is REFIN1(+) and REFIN1(–) for the active channel. If
this bit is set, the reference selected is REFIN2(+) and REFIN2(–) for the active channel. The con-
tents of the CHCON bit overrides the REFSEL bit. If the ADC is configured in five fully-differential
or 10 pseudo-differential input channel mode, the REFSEL bit setting is irrelevant as only one
reference input is available. VREF Select implemented using the REFSEL bit enables the user to
perform both absolute and ratiometric measurements.
MR4
CHCON
When cleared the device is configured as an 8-input channel converter, configured as eight pseudo-
differential input channels with respect to AINCOM or four differential input arrangements
with two reference input selection options. When set the device is configured as a 10 pseudo-
differential input or a five differential input channel arrangement with a single reference
input option.
MR3
OSCPD
Oscillator Power-Down Bit.
If this bit is set, placing the AD7708/AD7718 in standby mode will stop the crystal oscillator reducing
the power drawn by these parts to a minimum. The oscillator will require 300 ms to begin oscillating
when the ADC is taken out of standby mode. If this bit is cleared, the oscillator is not shut off when
the ADC is put into standby mode and will not require the 300 ms start-up time when the ADC is
taken out of standby.
MR2–MR0
MD2–MD0
ADC Mode Bits.
These bits select the operational mode of the ADC as follows:
MD2
MD1
MD0
0
Power-Down Mode (Power-On Default)
0
1
Idle Mode
In Idle Mode the ADC filter and modulator are held in a reset state although the modulator clocks
are still provided.
0
1
0
Single Conversion Mode
In Single Conversion Mode, a single conversion is performed on the enabled channels. On comple-
tion of the conversion the ADC data registers are updated, the relevant flags in the STATUS register
are written, and idle mode is reentered with the MD2–MD0 being written accordingly to 001.
0
1
Continuous Conversion
In continuous conversion mode, the ADC data registers are regularly updated at the selected update
rate (see Filter register).
1
0
Internal Zero-Scale Calibration
Internal short automatically connected to the enabled channel(s)
1
0
1
Internal Full-Scale Calibration
External VREF is connected automatically to the ADC input for this calibration.
1
0
System Zero-Scale Calibration
User should connect system zero-scale input to the channel input pins as selected by CH3–CH0 bits
in the control registers.
1
System Full-Scale Calibration
User should connect system full-scale input to the channel input pins as selected by CH3–CH0 bits
in the control registers.
相关PDF资料
PDF描述
RPP20-4812D/N CONV DC/DC 20W 36-75VIN +/-12V
EBA14DTKT-S288 CONN EDGECARD 28POS .125 EXTEND
RPP20-4805S/N CONV DC/DC 20W 36-75VIN 05VOUT
ECM12DRMT CONN EDGECARD 24POS .156 WW
DEMO51AC256KIT KIT DEMO DEMOAC DC9S08A
相关代理商/技术参数
参数描述
EVAL-AD7709EB 制造商:Analog Devices 功能描述:EVAL KIT FOR 16BIT- ADC W/ SWITABLE CURRENT SOURCES - Bulk
EVAL-AD7710EB 制造商:AD 制造商全称:Analog Devices 功能描述:Signal Conditioning ADC
EVAL-AD7711EB 制造商:AD 制造商全称:Analog Devices 功能描述:LC2MOS Signal Conditioning ADC with RTD Excitation Currents
EVAL-AD7712EB 制造商:AD 制造商全称:Analog Devices 功能描述:LC2MOS Signal Conditioning ADC
EVAL-AD7713EB 制造商:AD 制造商全称:Analog Devices 功能描述:LC2MOS Loop-Powered Signal Conditioning ADC