- 您现在的位置：买卖IC网 > PDF目录17058 > EVAL-AD7708EBZ (Analog Devices Inc)BOARD EVAL FOR AD7708 PDF资料下载
参数资料
| 型号： | EVAL-AD7708EBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 33/44页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD7708 |
| 标准包装： | 1 |
| ADC 的数量： | 1 |
| 位数： | 16 |
| 采样率（每秒）： | 1.37k |
| 数据接口： | 串行 |
| 输入范围： | ±2.5 V |
| 在以下条件下的电源（标准）： | 3.84mW @ 3V |
| 工作温度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7708 |
| 已供物品： | 板，CD |
| 相关产品： | AD7708BRZ-ND - IC ADC 16BIT R-R 8/10CH 28SOIC AD7708BRUZ-REEL7-ND - IC ADC 16BIT R-R 8/10CH 28TSSOP AD7708BRZ-REEL7-ND - IC ADC 16BIT R-R 8/10CH 28SOIC AD7708BRZ-REEL-ND - IC ADC 16BIT R-R 8/10CH 28SOIC AD7708BRUZ-REEL-ND - IC ADC 16BIT R-R 8/10CH 28TSSOP AD7708BRUZ-ND - IC ADC 16BIT R-R 8/10CH 28-TSSOP AD7708BRU-REEL7-ND - IC ADC 16BIT R-R 8/10CH 28-TSSOP AD7708BRU-REEL-ND - IC ADC 16BIT R-R 8/10CH 28-TSSOP AD7708BRU-ND - IC ADC 16BIT R-R 8/10CH 28-TSSOP AD7708BR-REEL7-ND - IC ADC 16BIT R-R 8/10CH 28-SOIC 更多... |
| 其它名称： | EVAL-AD7708EB EVAL-AD7708EB-ND |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页当前第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
REV. 0
AD7708/AD7718
–39–
The output code for any analog input voltage on the AD7708
can be represented as follows:
Code = (AIN
× GAIN × 216)/(1.024 × VREF)
where
AIN is the analog input voltage,
GAIN is the PGA gain, i.e., 1 on the 2.5 V range and 128 on
the 20 mV range.
When an ADC is configured for bipolar operation, the coding is
offset binary with a negative full-scale voltage resulting in a code
of 000 . . . 000, a zero differential voltage resulting in a code of
100 . . . 000, and a positive full-scale voltage resulting in a code
of 111 . . . 111. The output code from the AD7718 for any
analog input voltage can be represented as follows:
Code = 2
23
× [(AIN × GAIN/(1.024 × VREF)) + 1]
where
AIN is the analog input voltage,
GAIN is the PGA gain, i.e., 1 on the
±2.5 V range and 128 on
the
±20 mV range.
The output code from the AD7708 for any analog input voltage
can be represented as follows:
Code = 2
15
× [(AIN × GAIN/(1.024 × VREF)) + 1]
where
AIN is the analog input voltage,
GAIN is the PGA gain, i.e., 1 on the
±2.5 V range and 128 on
the
±20 mV range.
Oscillator Circuit
The AD7708/AD7718 is intended for use with a 32.768 kHz
watch crystal or ceramic resonator. A PLL internally locks onto
a multiple of this frequency to provide a stable 4.194304 MHz
clock for the ADC. The modulator sample rate is the same as
the oscillator frequency.
The start-up time associated with 32 kHz crystals is typically
300 ms. The OSPD bit in the mode register can be used to
prevent the oscillator from powering down when the AD7708/
AD7718 is placed in power-down mode. This avoids having to
wait 300 ms after exiting power-down to start a conversion at
the expense of raising the power-down current.
Reference Input
The AD7708/AD7718 has a fully differential reference input
capability. When the AD7708/AD7718 is configured in 8-channel
mode (CHCON = 0) the user has the option of selecting one of
two reference options. This allows the user to configure some
channels, for example, for ratiometric operation while others can
be configured for absolute value measurements. The REFSEL bit
in the mode register allows selection of the required reference.
If the REFSEL bit is cleared, the reference selected is REFIN1(+)
–REFIN1(–) for the active channel. If this bit is set, the refer-
ence selected is REFIN2(+) – REFIN2(–) for the active channel.
When the AD7708/AD7718 is configured in 10-channel mode
(CHCON = 1) the user has only one reference option (REFIN1).
The contents of the CHCON bit overrides the REFSEL bit. If
the ADC is configured in five fully-differential or 10 pseudo-
differential input channel mode, the REFSEL bit setting is
irrelevant as only one reference input is available.
The common-mode range for these differential inputs is from
AGND to AVDD. The reference inputs are unbuffered and
therefore excessive R-C source impedances will introduce gain
errors. The nominal reference voltage for specified operation,
VREF, (REFIN1(+)–REFIN1(–) or REFIN2(+)–REFIN2(–)),
is 2.5 V, but the AD7708/AD7718 is functional with reference
voltages from 1 V to AVDD. In applications where the excitation
(voltage or current) for the transducer on the analog input also
drives the reference voltage for the part, the effect of the low
frequency noise in the excitation source will be removed as the
application is ratiometric. If the AD7708/AD7718 is used in a
nonratiometric application, a low noise reference should be
used. Recommended reference voltage sources for the AD7708/
AD7718 include the AD780, REF43, and REF192. It should
also be noted that the reference inputs provide a high impedance,
dynamic load. Because the input impedance of each reference
input is dynamic, resistor/capacitor combinations on these inputs
can cause dc gain errors, depending on the output impedance of
the source that is driving the reference inputs. Reference voltage
sources, like those recommended above (e.g., AD780) will typically
have low output impedances and are therefore tolerant of having
decoupling capacitors on the REFIN(+) without introducing gain
errors in the system. Deriving the reference input voltage across
an external resistor will mean that the reference input sees a
significant external source impedance. External decoupling on
the REFIN(+) and REFIN(–) pins would not be recommended
in this type configuration.
RESET Input
The
RESET input on the AD7708/AD7718 resets all the logic,
the digital filter and the analog modulator while all on-chip
registers are reset to their default state.
RDY is driven high and
the AD7708/AD7718 ignores all communications to any of its
registers while the
RESET input is low. When the RESET input
returns high the AD7708/AD7718 operates with its default setup
conditions and it is necessary to set up all registers and carry out
a system calibration if required after a
RESET command.
Power-Down Mode
Loading 0, 0, 0 to the MD2, MD1, MD0 bits in the ADC mode
register places the ADC in device power-down mode. Device
power-down mode is the default condition for the AD7708/
AD7718 on power-up. The ADC retains the contents of all its
on-chip registers (including the data register) while in power-
down. The device power-down mode does not affect the digital
interface, but does affect the status of the
RDY pin. Writing the
AD7708/AD7718 into power-down will reset the
RDY line high.
Placing the part in power-down mode reduces the total current
(AIDD + DIDD) to 31
A max when the part is operated at 5 V
and the oscillator allowed to run during power-down mode.
With the oscillator shut down the total IDD is typically 9
A.
相关PDF资料 |
PDF描述 |
|---|---|
| RPP20-4812D/N | CONV DC/DC 20W 36-75VIN +/-12V |
| EBA14DTKT-S288 | CONN EDGECARD 28POS .125 EXTEND |
| RPP20-4805S/N | CONV DC/DC 20W 36-75VIN 05VOUT |
| ECM12DRMT | CONN EDGECARD 24POS .156 WW |
| DEMO51AC256KIT | KIT DEMO DEMOAC DC9S08A |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-AD7709EB | 制造商:Analog Devices 功能描述:EVAL KIT FOR 16BIT- ADC W/ SWITABLE CURRENT SOURCES - Bulk |
| EVAL-AD7710EB | 制造商:AD 制造商全称:Analog Devices 功能描述:Signal Conditioning ADC |
| EVAL-AD7711EB | 制造商:AD 制造商全称:Analog Devices 功能描述:LC2MOS Signal Conditioning ADC with RTD Excitation Currents |
| EVAL-AD7712EB | 制造商:AD 制造商全称:Analog Devices 功能描述:LC2MOS Signal Conditioning ADC |
| EVAL-AD7713EB | 制造商:AD 制造商全称:Analog Devices 功能描述:LC2MOS Loop-Powered Signal Conditioning ADC |
发布紧急采购，3分钟左右您将得到回复。