- 您现在的位置：买卖IC网 > PDF目录17060 > EVAL-AD7766-2EDZ (Analog Devices Inc)BOARD EVAL AD7766-2 32KSPS 114DB PDF资料下载
参数资料
| 型号： | EVAL-AD7766-2EDZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 8/25页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL AD7766-2 32KSPS 114DB |
| 标准包装： | 1 |
| ADC 的数量： | 1 |
| 位数： | 24 |
| 采样率（每秒）： | 32k |
| 数据接口： | 串行 |
| 输入范围： | ±VREF |
| 在以下条件下的电源（标准）： | 8.5mW @ 32kSPS |
| 工作温度： | -40°C ~ 105°C |
| 已用 IC / 零件： | AD7766-2 |
| 已供物品： | 板，CD |
| 相关产品： | AD7766BRUZ-2-ND - IC ADC 24BIT 32KSPS SAR 16TSSOP AD7766BRUZ-1-ND - IC ADC 24BIT 64KSPS SAR 16TSSOP AD7766BRUZ-ND - IC ADC 24BIT 128KSPS SAR 16TSSOP AD7766BRUZ-RL7-ND - IC ADC 24BIT 128KSPS SAR 16TSSOP AD7766BRUZ-2-RL7-ND - IC ADC 24BIT 32KSPS SAR 16TSSOP AD7766BRUZ-1-RL7-ND - IC ADC 24BIT 64KSPS SAR 16TSSOP |
AD7766
Rev. C | Page 15 of 24
THEORY OF OPERATION
The AD7766/AD7766-1/AD7766-2 operate using a fully
differential analog input applied to a successive approximation
(SAR) core. The output of the oversampled SAR is filtered using
a linear-phase digital FIR filter. The fully filtered data is output
in a serial format, with the MSB being clocked out first.
AD7766/AD7766-1/AD7766-2 TRANSFER
FUNCTION
The conversion results of the AD7766/AD7766-1/AD7766-2
are output in a twos complement, 24-bit serial format. The fully
differential inputs VIN+ and VIN are scaled by the AD7766/
AD7766-1/AD7766-2 relative to the reference voltage input
06
44
9-
01
2
100 ... 000
100 ... 001
111 ... 110
111 ... 111
000 ... 000
000 ... 001
000 ... 010
011 ... 110
011 ... 111
24
-B
IT
O
U
T
P
U
T
24 BITS
TWOS
COMPLEMENT
VIN+ = 0V
VIN+ = VREF+ – 1LSB
VIN– = VREF+ – 1LSB
VIN– = 0V
VIN+ =
VREF+
2
VIN– =
VREF+
2
Figure 28. AD7766/AD7766-1/AD7766-2 Transfer Function
CONVERTER OPERATION
Internally, the input waveform applied to the SAR core is
converted and an equivalent digital word is output to the digital
filter at a rate equal to MCLK. By employing oversampling, the
quantization noise of the converter is spread across a wide
bandwidth from 0 to fMCLK. This means that the noise energy
contained in the signal band of interest is reduced (see
QUANTIZATION NOISE
BAND OF INTEREST
fMCLK/2
06
44
9-
2
13
Figure 29. Quantization Noise
DIGITAL FILTER CUTOFF FREQUENCY
fMCLK/2
BAND OF INTEREST
0
64
49
-2
14
Figure 30. Digital Filter Cutoff Frequency
The digital filtering that follows the converter output acts to
remove the out-of-band quantization noise (see Figure 30). This
also has the effect of reducing the data rate from fMCLK at the
input of the filter to fMCLK/8, fMCLK/16, or fMCLK/32 at the digital
output, depending on which model of the device is being used.
The digital filter consists of three separate filter blocks. Figure 31
shows the three constituent blocks of the filter. The order of
decimation of the first filter block is set as 2, 4, or 8. The
remaining sections each operate with a decimation of 2.
06
44
9-
0
1
9
STAGE 1
STAGE 2
DIGITAL FILTER
STAGE 3
SINC FILTER
FIR FILTER
DEC × (2 × n)
DEC × 2
DATA
STREAM
SDO
Figure 31. FIR Filter Stages
(n = 1 for AD7766, n = 2 for AD7766-1, n = 4 for AD7766-2)
Table 6 shows the three available models of the AD7766, listing
the change in output data rate relative to the order of decimation
rate implemented. This brings into focus the trade-off that exists
between extra filtering and reduction in bandwidth, whereby
using a filter option with a larger decimation rate increases the
noise performance while decreasing the usable input bandwidth.
Table 6. AD7766 Models
Model
Decimation Rate
Output Data Rate (ODR)
AD7766
8
128 kHz
AD7766-1
16
64 kHz
AD7766-2
32
32 kHz
Note that the output data rates shown in Table 6 are realized
when using the maximum MCLK input frequency of 1.024 MHz.
The output data rate scales linearly with the MCLK frequency,
as does the digital power dissipated in the device.
The settling time of the filter implemented on the AD7766,
AD7766-1, and AD7766-2 is related to the length of the filter
employed. The response of the filter in the time domain sets the
filter settling time. Table 7 shows the filter settling times of the
AD7766/AD7766-1/AD7766-2.
The frequency responses of the digital filters on the AD7766,
and Figure 34, respectively. At the Nyquist frequency (output
data rate/2), the digital filter provides 6 dB of attenuation. In each
case, the filter provides stop-band attenuation of 100 dB and
pass-band ripple of ±0.005 dB.
相关PDF资料 |
PDF描述 |
|---|---|
| SLPX153M035E7P3 | CAP ALUM 15000UF 35V 20% SNAP |
| 0210490303 | CABLE JUMPER 1.25MM .076M 24POS |
| MIC2015-0.8YM6 TR | IC DISTRIBUTION SW 0.8A SOT23-6 |
| EVAL-AD7767-2EDZ | BOARD EVALUATION FOR AD7767 |
| VE-B34-EY | CONVERTER MOD DC/DC 48V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-AD7766EDZ | 功能描述:BOARD EVAL AD7766 128KSPS 108DB RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7767-1EDZ | 功能描述:BOARD EVAL AD7767-1 64KSPS 111DB RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7767-2EDZ | 功能描述:BOARD EVALUATION FOR AD7767 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7767EDZ | 功能描述:BOARD EVAL AD7767 128KSPS 108DB RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7780EBZ | 功能描述:BOARD EVAL FOR AD7780 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
发布紧急采购，3分钟左右您将得到回复。