参数资料
型号: EVAL-AD7946CBZ
厂商: Analog Devices Inc
文件页数: 14/24页
文件大小: 0K
描述: BOARD EVALUATION FOR AD7946
标准包装: 1
系列: PulSAR®
ADC 的数量: 1
位数: 14
采样率(每秒): 500k
数据接口: 串行
输入范围: 0 ~ 5.5 V
在以下条件下的电源(标准): 19mW @ 500kSPS,5 V
工作温度: -40°C ~ 85°C
已用 IC / 零件: AD7946
已供物品: 板,CD
相关产品: AD7946BCPZRL7TR-ND - IC ADC 14BIT 500KSPS 10-LFCSP
AD7946BCPZRL-ND - IC ADC 14BIT 500KSPS 10-LFCSP
AD7946BRMZRL7-ND - IC ADC 14BIT 500KSPS 10-MSOP
AD7946BRMZ-ND - IC ADC 14BIT 500KSPS SAR 10-MSOP
AD7946
Rev. A | Page 21 of 24
CHAIN MODE, NO BUSY INDICATOR
This mode can be used to daisy-chain multiple AD7946s on
a 3-wire serial interface. This feature is useful for reducing
component count and wiring connections, for example, in
isolated multiconverter applications or for systems with a
limited interfacing capacity. Data readback is analogous to
clocking a shift register.
A connection diagram example using two AD7946s is shown in
Figure 41, and the corresponding timing is given in Figure 42.
When SDI and CNV are low, SDO is driven low. With SCK low,
a rising edge on CNV initiates a conversion, selects the chain
mode, and disables the BUSY indicator. In this mode, CNV is
held high during the conversion phase and the subsequent data
readback. When the conversion is complete, the MSB is output
onto SDO, and the AD7946 enters the acquisition phase and
powers down. The remaining data bits stored in the internal
shift register are then clocked by subsequent SCK falling edges.
For each ADC, SDI feeds the input of the internal shift register
and is clocked by the SCK falling edge. Each ADC in the chain
outputs its data MSB first, and 14 × N clocks are required to
readback the N ADCs. The data is valid on both SCK edges.
Although the rising edge can be used to capture the data, a
digital host using the SCK falling edge allows a faster reading
rate and consequently more AD7946s in the chain, provided the
digital host has an acceptable hold time. The maximum conver-
sion rate may be reduced due to the total readback time. For
instance, with a 3 ns digital host setup time and 3 V interface,
up to four AD7946s running at a conversion rate of 360 kSPS
can be daisy-chained on a 3-wire port.
CLK
CONVERT
DATA IN
DIGITAL HOST
04656-040
CNV
SCK
SDO
SDI
AD7946
B
CNV
SCK
SDO
SDI
AD7946
A
Figure 41. Chain Mode, No BUSY Indicator Connection Diagram
SDOA = SDIB
DA13
DA12
DA11
SCK
1
2
3
262728
tSSDISCK
tHSDISCK
tEN
CONVERSION
ACQUISITION
tCONV
tCYC
tACQ
ACQUISITION
CNV
DA1
12
13
tSCK
tSCKL
tSCKH
DA0
15
16
14
SDIA = 0
SDOB
DB13
DB12
DB11
DA1
DB1DB0DA13
DA12
tHSDO
tDSDO
tSSCKCNV
tHSCKCNV
DA0
04
65
6-
0
41
Figure 42. Chain Mode, No BUSY Indicator Serial Interface Timing
相关PDF资料
PDF描述
MIC2015-0.8YML TR IC DISTRIBUTION SW 0.8A 6-MLF
RBA10DTKT-S288 CONN EDGECARD 20POS .125 EXTEND
HCC10DRYS CONN EDGECARD 20POS DIP .100 SLD
HBC08DRAS CONN EDGECARD 16POS R/A .100 SLD
GEC50DRXS CONN EDGECARD 100PS DIP .100 SLD
相关代理商/技术参数
参数描述
EVAL-AD7946SDZ 功能描述:BOARD EVAL FOR AD7946 RoHS:否 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:* 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件
EVAL-AD7949CBZ 制造商:Analog Devices 功能描述:EVAL BOARD 8 CH 250KSPS 14BIT ADC IC. - Bulk
EVAL-AD7949EDZ 功能描述:BOARD EVAL AD7949 RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:PulSAR® 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件
EVAL-AD7951EDZ 功能描述:BOARD EVAL FOR AD7951 RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:* 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件
EVAL-AD7960FMCZ 制造商:Analog Devices 功能描述:AD7960 18BIT PULSAR DIFF ADC 制造商:Analog Devices 功能描述:EVAL BOARD, AD7960 ADC, Silicon Manufacturer:Analog Devices, Silicon Core Number:AD7960, Kit Application Type:Data Converter, Application Sub Type:ADC, Kit Contents:Eval Board AD7960,, Features:(Not Applicable)