参数资料
型号: EVAL-ADE7880EBZ
厂商: Analog Devices Inc
文件页数: 90/104页
文件大小: 0K
描述: BOARD EVAL FOR ADE7880
标准包装: 1
系列: *
ADE7880
Data Sheet
Bit
9
Mnemonic
REVPSUM1
Default Value
0
Description
When this bit is set to 1, it indicates that the sum of all phase powers in the CF1 data
path has changed sign. The sign itself is indicated in Bit 3 (SUM1SIGN) of the PHSIGN
register (see Table 46).
10
REVFRPA
0
When this bit is set to 1, it indicates that the Phase A fundamental reactive power
has changed sign. The sign itself is indicated in Bit 4 (AFVARSIGN) of the PHSIGN
register (see Table 46).
11
REVFRPB
0
When this bit is set to 1, it indicates that the Phase B fundamental reactive power
has changed sign. The sign itself is indicated in Bit 5 (BFVARSIGN) of the PHSIGN
register (see Table 46).
12
REVFRPC
0
When this bit is set to 1, it indicates that the Phase C fundamental reactive power
has changed sign. The sign itself is indicated in Bit 6 (CFVARSIGN) of the PHSIGN
register (see Table 46).
13
REVPSUM2
0
When this bit is set to 1, it indicates that the sum of all phase powers in the CF2 data
path has changed sign. The sign itself is indicated in Bit 7 (SUM2SIGN) of the PHSIGN
register (see Table 46).
14
15
16
CF1
CF2
CF3
When this bit is set to 1, it indicates a high-to-low transition has occurred at CF1 pin;
that is, an active low pulse has been generated. The bit is set even if the CF1 output
is disabled by setting Bit 9 (CF1DIS) to 1 in the CFMODE register. The type of power
used at the CF1 pin is determined by Bits[2:0] (CF1SEL[2:0]) in the CFMODE register
(see Table 44).
When this bit is set to 1, it indicates a high-to-low transition has occurred at the CF2
pin; that is, an active low pulse has been generated. The bit is set even if the CF2
output is disabled by setting Bit 10 (CF2DIS) to 1 in the CFMODE register. The type of
power used at the CF2 pin is determined by Bits[5:3] (CF2SEL[2:0]) in the CFMODE
register (see Table 44).
When this bit is set to 1, it indicates a high-to-low transition has occurred at CF3 pin;
that is, an active low pulse has been generated. The bit is set even if the CF3 output
is disabled by setting Bit 11 (CF3DIS) to 1 in the CFMODE register. The type of power
used at the CF3 pin is determined by Bits[8:6] (CF3SEL[2:0]) in the CFMODE register (see
Table 44).
17
DREADY
0
When this bit is set to 1, it indicates that all periodical (at 8 kHz rate) DSP
computations have finished.
18
REVPSUM3
0
When this bit is set to 1, it indicates that the sum of all phase powers in the CF3 data
path has changed sign. The sign itself is indicated in Bit 8 (SUM3SIGN) of the PHSIGN
register (see Table 46).
19
HREADY
0
When this bit is set to 1, it indicates the harmonic block output registers have been
updated. If Bit 1 (HRCFG) in the HCONFIG register is cleared to 0, this flag is set to 1
every time the harmonic block output registers are updated at 8 kHz rate. If Bit
HRCFG is set to 1, the HREADY flag is set to 1 every time the harmonic block output
registers are updated at 8 kHz rate starting 750 ms after the harmonic block setup .
31:18
Reserved
0 0000 0000 0000
Reserved. These bits are always 0.
Rev. A| Page 90 of 104
相关PDF资料
PDF描述
EVAL-ADE7953EBZ BOARD EVAL FOR ADE7953
EVAL-ADF4002EBZ1 BOARD EVAL FOR ADF4002
EVAL-ADG788EBZ BOARD EVALUATION FOR ADG788
EVAL-ADM1021AEB BOARD EVAL FOR ADM1021
EVAL-ADM1023EB BOARD EVAL FOR ADM1023
相关代理商/技术参数
参数描述
EVAL-ADE7880EBZ 制造商:Analog Devices 功能描述:ADE7880, ENERGY METER, 3 PH, SPI, I2C, E
EVAL-ADE7913EBZ 制造商:AD 制造商全称:Analog Devices 功能描述:3-Channel, Isolated, Sigma-Delta ADC with SPI
EVAL-ADE7953EBZ 功能描述:BOARD EVAL FOR ADE7953 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PSoC® 主要目的:电源管理,热管理 嵌入式:- 已用 IC / 零件:- 主要属性:- 次要属性:- 已供物品:板,CD,电源
EVAL-ADF4001EBZ2 制造商:Analog Devices 功能描述:Evaluation Board For Pll Frequency Synthesizer 制造商:Analog Devices 功能描述:ADF4001 PLL SYNTHESIZER EVAL BOARD
EVAL-ADF4002EB1 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk