- 您现在的位置：买卖IC网 > PDF目录16560 > EVAL-ADF4252EBZ2 (Analog Devices Inc)BOARD EVAL ADF4252 NO VCO/FILTER PDF资料下载
参数资料
| 型号： | EVAL-ADF4252EBZ2 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 4/28页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL ADF4252 NO VCO/FILTER |
| 标准包装： | 1 |
| 主要目的： | 计时，频率合成器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADF4252 |
| 主要属性： | 双路分数-N PLL II |
| 次要属性： | 板不包括环路滤波器和 VCO |
| 已供物品： | 部分安装的板，线缆，软件 |
| 相关产品： | ADF4252BCPZ-R7-ND - IC PLL FREQ SYNTHESIZER 24LFCSP ADF4252BCPZ-RL-ND - IC PLL FREQ SYNTHESIZER 24LFCSP ADF4252BCPZ-ND - IC PLL FREQ SYNTHESIZER 24-LFCSP |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
REV. B
–12–
ADF4252
Phase Frequency Detector (PFD) and Charge Pump
The PFD takes inputs from the R counter and N counter and
produces an output proportional to the phase and frequency
difference between them. Figure 6 is a simplified schematic. The
antibacklash pulse. This pulse ensures that there is no dead zone
in the PFD transfer function and minimizes phase noise and
reference spurs.
+IN
D1
Q1
CLR1
U1
U3
DELAY
ELEMENT
HI
UP
D2
Q2
CLR2
U2
HI
DOWN
CHARGE
PUMP
CP
–IN
Figure 6. PFD Simplified Schematic
MUXOUT and Lock Detect
The output multiplexer on the ADF4252 allows the user to
access various internal points on the chip. The state of MUXOUT
is controlled by M4, M3, M2, and M1 in the master register.
Table I shows the full truth table. Figure 7 shows the MUXOUT
section in block diagram format.
LOGIC LOW
IF ANALOG LOCK DETECT
IF R DIVIDER OUTPUT
IF N DIVIDER OUTPUT
RF ANALOG LOCK DETECT
IF/RF ANALOG LOCK DETECT
IF DIGITAL LOCK DETECT
LOGIC HIGH
RF R DIVIDER OUTPUT
RF N DIVIDER OUTPUT
THREE STATE OUTPUT
RF DIGITAL LOCK DETECT
RF/IF DIGITAL LOCK DETECT
LOGIC HIGH
LOGIC LOW
MUX
CONTROL
MUXOUT
DVDD
DGND
Figure 7. MUXOUT Circuit
Lock Detect
MUXOUT can be programmed for two types of lock detect: digital
and analog. Digital is active high. The N-channel open-drain
analog lock detect should be operated with an external pull-up
resistor of 10 k
nominal. When lock has been detected, this
output will be high with narrow low going pulses.
Input Shift Register
Data is clocked in on each rising edge of CLK. The data is
clocked in MSB first. Data is transferred from the input register
to one of seven latches on the rising edge of LE. The destination
latch is determined by the state of the three control bits (C2, C1,
and C0) in the shift register. These are the three LSBs: DB2,
DB1, and DB0, as shown in Figure 1. The truth table for these
bits is shown in Table I. Table II summarizes how the registers
are programmed.
Table I. Control Bit Truth Table
C2
C1
C0
Data Latch
000
RF N Divider Reg
001
RF R Divider Reg
010
RF Control Reg
011
Master Reg
100
IF N Divider Reg
101
IF R Divider Reg
110
IF Control Reg
相关PDF资料 |
PDF描述 |
|---|---|
| HMC05DRTH-S734 | CONN EDGECARD 10POS DIP .100 SLD |
| RBC08DRTS-S93 | CONN EDGECARD 16POS DIP .100 SLD |
| HMC05DREN-S734 | CONN EDGECARD 10POS .100 EYELET |
| MAX8661ETL+T | IC POWER MANAGE XSCALE 40-TQFN |
| HMC05DREH-S734 | CONN EDGECARD 10POS .100 EYELET |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-ADF4350EB1Z | 功能描述:EVALUATION BOARD 1 FOR ADF4350 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PSoC® 主要目的:电源管理，热管理 嵌入式:- 已用 IC / 零件:- 主要属性:- 次要属性:- 已供物品:板，CD，电源 |
| EVAL-ADF4350EB2Z | 功能描述:EVALUATION BOARD 2 FOR ADF4350 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PSoC® 主要目的:电源管理，热管理 嵌入式:- 已用 IC / 零件:- 主要属性:- 次要属性:- 已供物品:板，CD，电源 |
| EVAL-ADF4351EB1Z | 功能描述:BOARD 1 EVAL FOR ADF4351 RoHS:否 类别:编程器，开发系统 >> 评估演示板和套件 系列:* 标准包装:1 系列:- 主要目的:电信，线路接口单元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板，电源，线缆，CD 其它名称:82EBV2081 |
| EVAL-ADF4360-0EB1 | 制造商:AD 制造商全称:Analog Devices 功能描述:Integrated Synthesizer and VCO |
| EVAL-ADF4360-1EB1 | 制造商:Analog Devices 功能描述:Evaluation Board For ADF4360-1 |
发布紧急采购，3分钟左右您将得到回复。