- 您现在的位置：买卖IC网 > PDF目录16863 > EVAL-ADF4360-2EBZ1 (Analog Devices Inc)BOARD EVALUATION FOR ADF4360-2 PDF资料下载
参数资料
| 型号： | EVAL-ADF4360-2EBZ1 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 9/24页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR ADF4360-2 |
| 标准包装： | 1 |
| 主要目的： | 计时，频率合成器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADF4360-2 |
| 主要属性： | 带 VCO 的单路整数-N PLL |
| 次要属性： | 2GHz，200kHz PFD |
| 已供物品： | 板，线缆，软件 |
| 相关产品： | ADF4360-2BCPZRL7-ND - IC SYNTHESIZER VCO 24LFCSP ADF4360-2BCPZRL-ND - IC SYNTHESIZER VCO 24LFCSP ADF4360-2BCPZ-ND - IC SYNTHESIZER/VCO 24-LFCSP |
Data Sheet
ADF4360-2
Rev. C | Page 17 of 24
Hardware Power-Up/Power-Down
If the ADF4360-2 is powered down via the hardware (using the
CE pin) and powered up again without any change to the N
counter register during power-down, the part locks at the
correct frequency because it is already in the correct frequency
band. The lock time depends on the value of capacitance on the
CN pin, which is <5 ms for 10 F capacitance. The smaller
capacitance of 440 nF on this pin enables lock times of <600 s.
The N counter value cannot be changed while it is in power-
down because it may not lock to the correct frequency on
power-up. If it is updated, the correct programming sequence
for the part after power-up is to the R counter latch, followed by
the control latch, and finally the N counter latch, with the
required interval between the control latch and N counter latch,
as described in the Initial Power-Up section.
Software Power-Up/Power-Down
If the ADF4360-2 is powered down via the software (using the
control latch) and powered up again without any change to the
N counter latch during power-down, the part locks at the
correct frequency because it is already in the correct frequency
band. The lock time depends on the value of capacitance on the
CN pin, which is <5 ms for 10 F capacitance. The smaller
capacitance of 440 nF on this pin enables lock times of <600 s.
The N counter value cannot be changed while the part is in
power-down because it may not lock to the correct frequency
on power-up. If it is updated, the correct programming
sequence for the parts after power-up is to the R counter latch,
followed by the control latch, and finally the N counter latch,
with the required interval between the control latch and N
counter latch, as described in the Initial Power-Up section.
相关PDF资料 |
PDF描述 |
|---|---|
| RBC10DRYS-S93 | CONN EDGECARD 20POS DIP .100 SLD |
| H0PPS-1018M | DIP CABLE - HDP10S/AE10M/HDP10S |
| RNF-100-1-1/2-BK-STK | HEATSHRINK RNF-100 1 1/2"X4' BLK |
| UBT1J220MPD1TD | CAP ALUM 22UF 63V 20% RADIAL |
| V110B24E150BL2 | CONVERTER MOD DC/DC 24V 150W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-ADF4360-3EB1 | 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR ADF4360-3 |
| EVAL-ADF4360-4EB1 | 制造商:AD 制造商全称:Analog Devices 功能描述:Integrated Synthesizer and VCO |
| EVAL-ADF4360-4EBZ1 | 制造商:Analog Devices 功能描述:Evaluation Board Integrated Synthesizer And VCO 制造商:Analog Devices 功能描述:Evaluation Board I.C. |
| EVAL-ADF4360-5EB1 | 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR ADF4360-5 |
| EVAL-ADF4360-5EBZ1 | 制造商:Analog Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。