- 您现在的位置：买卖IC网 > PDF目录16530 > EVAL-ADV7173EBZ (Analog Devices Inc)BOARD EVALUATION FOR ADV7173 PDF资料下载
参数资料
| 型号： | EVAL-ADV7173EBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 21/60页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR ADV7173 |
| 标准包装： | 1 |
| 系列： | Advantiv® |
| 主要目的： | 视频，视频处理 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADV7173 |
| 主要属性： | NTSC/PAL 数字视频编码器 |
| 次要属性： | I²C 接口 |
| 已供物品： | 板 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
REV. B
ADV7172/ADV7173
–28–
MODE REGISTER 2 MR2 (MR27–MR20)
(Address (SR4–SR0) = 02H)
Mode Register 2 is an 8-bit-wide register.
Figure 46 shows the various operations under the control of
Mode Register 2.
MR2 BIT DESCRIPTION
RGB/YUV Control (MR20)
This bit enables the output from the DACs to be set to YUV or
RGB output video standard.
Large DACs Control (MR21)
This bit controls the output from DACs A, B, and C. When this
bit is set to “1,” composite, luma, and chroma signals are output
from DACs A, B, and C (respectively). When this bit is set to
“0,” RGB or YUV may be output from these DACs.
SCART Enable Control (MR22)
This bit is used to switch the DAC outputs from SCART to a
EuroSCART configuration. A complete table of all DAC output
configurations is shown in Table II.
Pedestal Control (MR23)
This bit specifies whether a pedestal is to be generated on the
NTSC composite video signal. This bit is invalid in the PAL mode.
Square Pixel Control (MR24)
This bit is used to set up square pixel mode. This is available in
slave mode only. For NTSC, a 24.54 MHz clock must be
supplied. For PAL, a 29.5 MHz clock must be supplied.
Standard I
2C Control (MR25)
This bit controls the video standard used by the ADV7172/
ADV7173. When this bit is set to “1,” the video standard bits
programmed in Mode Register 0, Bits 0–1, indicate the video
standard. When this bit is set to “0,” the ADV7172/ADV7173
is forced into the standard selected by the NTSC_PAL pin.
Pixel Data Valid Control (MR26)
After reset, this bit has the value “0” and the pixel data input to
the encoder is blanked such that a black screen is output from
the DACs. The ADV7172/ADV7173 will be set to master mode
timing. When this bit is set to “1” by the user (via the I
2C),
pixel data passes to the pins and the encoder reverts to the
timing mode defined by Timing Mode Register 0.
Sleep Mode Control (MR27)
When this bit is set (“1”), sleep mode is enabled. With this
mode enabled the ADV7172/ADV7173 power consumption is
reduced to less than 20
A. The I2C registers can be written to
and read from when the ADV7172/ADV7173 is in sleep mode.
If “0” is written to MR27 when the device is in sleep mode, the
ADV7172/ADV7173 will come out of sleep mode and resume
normal operation. Also, if the reset signal is applied during sleep
mode, the ADV7172/ADV7173 will come out of sleep mode
and resume normal operation. This mode will only operate
when MR60 is set to a Logic “1”; otherwise sleep mode is con-
trolled by the PAL_NTSC and SCRESET/RTC pin.
MR21
MR27
MR22
MR23
MR26
MR25
MR24
MR20
SLEEP MODE
CONTROL
0
DISABLE
1
ENABLE
MR27
STANDARD I2C
CONTROL
0
DISABLE
1
ENABLE
MR25
PIXEL DATA VALID
CONTROL
0
DISABLE
1
ENABLE
MR26
SQUARE PIXEL
CONTROL
0
DISABLE
1
ENABLE
MR24
SCART ENABLE
CONTROL
0
DISABLE
1
ENABLE
MR22
RGB/YUV
CONTROL
0
RGB OUTPUT
1
YUV OUTPUT
MR20
PEDESTAL
CONTROL
0
PEDESTAL ON
1
PEDESTAL OFF
MR23
LARGE DACs
CONTROL
0
RGB/YUV/COMP
1
COMP/LUMA/CHROMA
MR21
Figure 46. Mode Register 2 (MR2)
Table II. DAC Output Configuration Matrix
MR22
MR21
MR20
DAC A
DAC B
DAC C
DAC D
DAC E
DAC F
0
G
B
R
CVBS
LUMA
CHROMA
0
1
Y
U
V
CVBS
LUMA
CHROMA
0
1
0
CVBS
LUMA
CHROMA
G
B
R
0
1
CVBS
LUMA
CHROMA
Y
U
V
1
0
CVBS
B
R
G
LUMA
CHROMA
1
0
1
CVBS
U
V
Y
LUMA
CHROMA
1
0
CVBS
LUMA
CHROMA
G
B
R
1
CVBS
LUMA
CHROMA
Y
U
V
相关PDF资料 |
PDF描述 |
|---|---|
| MCP121T-450E/TT | IC SUPERVISOR 4.38V LOW S0T-23B |
| VE-J0H-EZ-S | CONVERTER MOD DC/DC 52V 25W |
| M3TTK-1036R | IDC CABLE - MSD10K/MC10M/MSD10K |
| UVR1V331MPD1TD | CAP ALUM 330UF 35V 20% RADIAL |
| ECC13DRXS-S734 | CONN EDGECARD 26POS DIP .100 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-ADV7174EBM | 制造商:AD 制造商全称:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management |
| EVAL-ADV7179EBM | 制造商:Analog Devices 功能描述:EVALUATION BOARD IC - Bulk |
| EVAL-ADV7179EBZ | 功能描述:BOARD EVALUATION FOR ADV7179 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信，线路接口单元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板，电源，线缆，CD 其它名称:82EBV2081 |
| EVAL-ADV7180-32EBZ | 功能描述:BOARD EVAL FOR ADV7180 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:Advantiv® 标准包装:1 系列:- 主要目的:电信，线路接口单元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板，电源，线缆，CD 其它名称:82EBV2081 |
| EVAL-ADV7180-48EBZ | 制造商:AD 制造商全称:Analog Devices 功能描述:10-Bit, 4?? Oversampling SDTV Video Decoder |
发布紧急采购，3分钟左右您将得到回复。