参数资料
| 型号： | EX128-FTQG64 |
| 厂商： | Microsemi SoC |
| 文件页数： | 39/48页 |
| 文件大小： | 0K |
| 描述： | IC FPGA ANTIFUSE 6K 64-TQFP |
| 标准包装： | 160 |
| 系列： | EX |
| 逻辑元件/单元数： | 256 |
| 输入/输出数： | 46 |
| 门数： | 6000 |
| 电源电压： | 2.3 V ~ 2.7 V |
| 安装类型： | 表面贴装 |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 64-LQFP |
| 供应商设备封装： | 64-TQFP（10x10） |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页当前第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
Datasheet Information
3-2
Revision 10
v4.0
(continued)
The "Flexible Mode" section was updated.
The "TRST Pin" section was updated.
The "Probing Capabilities" section is new.
The "Programming" section was updated.
The "Probing Capabilities" section was updated.
The "Silicon Explorer II Probe" section was updated.
The "Design Considerations" section was updated.
The "Development Tool Support" section was updated.
The "Absolute Maximum Ratings*" section was updated.
The "Temperature and Voltage Derating Factors" section was updated.
The "TDI, I/O Test Data Input" section was updated.
The "TDO, I/O Test Data Output" section was updated.
The "TMS Test Mode Select" section was updated.
The "TRST, I/O Boundary Scan Reset Pin" section was updated.
All VSV pins were changed to VCCA. The change affected the following pins:
64-Pin TQFP –
Pin 36
100-Pin TQFP –
Pin 57
49-Pin CSP –
Pin D5
128-Pin CSP–
Pin H11 and Pin J1 for eX256
180-Pin CSP –
Pins J12 and K2
v3.0
The "Recommended Operating Conditions" section has been changed.
The "3.3 V LVTTL Electrical Specifications" section has been updated.
The "5.0 V TTL Electrical Specifications" section has been updated.
The "Total Dynamic Power (mW)" section is new.
The "eX Timing Model" section has been updated.
v2.0.1
The I/O Features table, Table 1-2 on page 1-6, was updated.
= 2.5 V, TJ = 25° C" section, was updated.
"Typical eX Standby Current at 25°C" section is a new table.
The table in the section, "Package Thermal Characteristics" section has been updated
for the 49-Pin CSP.
The "eX Timing Model" section has been updated.
The timing numbers found in, "eX Family Timing Characteristics" section have been
updated.
Please see the following pin tables for the VSV pin and an important footnote including
2-6, 2-11
The figure, "TQ64" section has been updated.
Revision
Changes
Page
相关PDF资料 |
PDF描述 |
|---|---|
| EX64-PTQ64 | IC FPGA ANTIFUSE 3K 64-TQFP |
| ACM43DRTN-S13 | CONN EDGECARD EXTEND 86POS 0.156 |
| ABM43DRTN-S13 | CONN EDGECARD EXTEND 86POS .156 |
| BR25L010FJ-WE2 | IC EEPROM 1KBIT 5MHZ 8SOP |
| ACM43DRTH-S13 | CONN EDGECARD EXTEND 86POS 0.156 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EX128-PCS100 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:eX Family FPGAs |
| EX128-PCS100A | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:eX Family FPGAs |
| EX128-PCS100I | 制造商:未知厂家 制造商全称:未知厂家 功能描述:eX Family FPGAs |
| EX128-PCS100PP | 制造商:未知厂家 制造商全称:未知厂家 功能描述:eX Family FPGAs |
| EX128-PCS128 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:eX Family FPGAs |
发布紧急采购，3分钟左右您将得到回复。