参数资料
| 型号： | EX128-FTQG64 |
| 厂商： | Microsemi SoC |
| 文件页数： | 6/48页 |
| 文件大小： | 0K |
| 描述： | IC FPGA ANTIFUSE 6K 64-TQFP |
| 标准包装： | 160 |
| 系列： | EX |
| 逻辑元件/单元数： | 256 |
| 输入/输出数： | 46 |
| 门数： | 6000 |
| 电源电压： | 2.3 V ~ 2.7 V |
| 安装类型： | 表面贴装 |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 64-LQFP |
| 供应商设备封装： | 64-TQFP（10x10） |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
eX FPGA Architecture and Characteristics
1-10
Revision 10
Boundary Scan Testing (BST)
All eX devices are IEEE 1149.1 compliant. eX devices offer superior diagnostic and testing capabilities by
providing Boundary Scan Testing (BST) and probing capabilities. These functions are controlled through
the special test pins (TMS, TDI, TCK, TDO and TRST). The functionality of each pin is defined by two
available modes: Dedicated and Flexible, and is described in Table 1-4. In the dedicated test mode, TCK,
TDI, and TDO are dedicated pins and cannot be used as regular I/Os. In flexible mode (default mode),
TMS should be set HIGH through a pull-up resistor of 10 k
. TMS can be pulled LOW to initiate the test
sequence.
Dedicated Test Mode
In Dedicated mode, all JTAG pins are reserved for BST; designers cannot use them as regular I/Os. An
internal pull-up resistor is automatically enabled on both TMS and TDI pins, and the TMS pin will function
as defined in the IEEE 1149.1 (JTAG) specification.
To select Dedicated mode, users need to reserve the JTAG pins in Microsemi's Designer software by
checking the Reserve JTAG box in the Device Selection Wizard (Figure 1-12). JTAG pins comply with
LVTTL/TTL I/O specification regardless of whether they are used as a user I/O or a JTAG I/O. Refer to
the "3.3 V LVTTL Electrical Specifications" section and "5.0 V TTL Electrical Specifications" section on
page 1-18 for detailed specifications.
Flexible Mode
In Flexible Mode, TDI, TCK and TDO may be used as either user I/Os or as JTAG input pins. The internal
resistors on the TMS and TDI pins are disabled in flexible JTAG mode, and an external 10 k
pull-
resistor to VCCI is required on the TMS pin.
To select the Flexible mode, users need to clear the check box for Reserve JTAG in the Device Selection
Wizard in Microsemi's Designer software. The functionality of TDI, TCK, and TDO pins is controlled by
the BST TAP controller. The TAP controller receives two control inputs, TMS and TCK. Upon power-up,
the TAP controller enters the Test-Logic-Reset state. In this state, TDI, TCK, and TDO function as user
I/Os. The TDI, TCK, and TDO pins are transformed from user I/Os into BST pins when the TMS pin is
LOW at the first rising edge of TCK. The TDI, TCK, and TDO pins return to user I/Os when TMS is held
HIGH for at least five TCK cycles.
Table 1-4 Boundary Scan Pin Functionality
Dedicated Test Mode
Flexible Mode
TCK, TDI, TDO are dedicated BST pins
TCK, TDI, TDO are flexible and may be used as I/Os
No need for pull-up resistor for TMS and TDI
Use a pull-up resistor of 10 k
on TMS
Figure 1-12 Device Selection Wizard
相关PDF资料 |
PDF描述 |
|---|---|
| EX64-PTQ64 | IC FPGA ANTIFUSE 3K 64-TQFP |
| ACM43DRTN-S13 | CONN EDGECARD EXTEND 86POS 0.156 |
| ABM43DRTN-S13 | CONN EDGECARD EXTEND 86POS .156 |
| BR25L010FJ-WE2 | IC EEPROM 1KBIT 5MHZ 8SOP |
| ACM43DRTH-S13 | CONN EDGECARD EXTEND 86POS 0.156 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EX128-PCS100 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:eX Family FPGAs |
| EX128-PCS100A | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:eX Family FPGAs |
| EX128-PCS100I | 制造商:未知厂家 制造商全称:未知厂家 功能描述:eX Family FPGAs |
| EX128-PCS100PP | 制造商:未知厂家 制造商全称:未知厂家 功能描述:eX Family FPGAs |
| EX128-PCS128 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:eX Family FPGAs |
发布紧急采购，3分钟左右您将得到回复。