- 您现在的位置：买卖IC网 > PDF目录1792 > FDMF8704V (Fairchild Semiconductor)IC MOD DVR/FET W/VREG 56MLP 8X8 PDF资料下载
参数资料
| 型号： | FDMF8704V |
| 厂商： | Fairchild Semiconductor |
| 文件页数： | 9/11页 |
| 文件大小： | 0K |
| 描述： | IC MOD DVR/FET W/VREG 56MLP 8X8 |
| 标准包装： | 1 |
| 类型： | 高端/低端驱动器 |
| 输入类型： | PWM |
| 输出数： | 1 |
| 电流 - 输出 / 通道： | 32A |
| 电流 - 峰值输出： | 65A |
| 电源电压： | 4.5 V ~ 5.5 V |
| 工作温度： | -55°C ~ 150°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 56-MLP |
| 供应商设备封装： | 56-MLP（8x8） |
| 包装： | 标准包装 |
| 产品目录页面： | 1216 (CN2011-ZH PDF) |
| 其它名称： | FDMF8704VDKR |
Module Power Loss Measurement and
Calculation
Refer to Figure 18 for module power loss testing method. Power
loss calculation are as follows:
(a) P IN = (V IN x I IN ) + (V CIN x I CIN ) (W)
(b) P OUT = V O x I OUT (W)
(c) P LOSS = P IN - P OUT (W)
PCB Layout Guideline
Figure 19. shows a proper layout example of FDMF8704V and
critical parts. All of high current flow path, such as V IN , VSWH,
V OUT and GND copper, should be short and wide for better and
stable current flow, heat radiation and system performance.
Following is a guideline which the PCB designer should
consider:
1. Input bypass capacitors should be close to V IN and GND pin
of FDMF8704V to help reduce input current ripple component
induced by switching operation.
I IN
2. It is critical that the VSWH copper has minimum area for
lower switching noise emission. VSWH copper trace should
also be wide enough for high current flow. Other signal routing
path, such as PWM IN and BOOT signal, should be considered
with care to avoid noise pickup from VSWH copper area.
3. Output inductor location should be as close as possible to the
FDMF8704V for lower power loss due to copper trace.
4. Snubber for suppressing ringing and spiking of VSWH
voltage should be placed near the FDMF8704V. The resistor
and capacitor need to be of proper size for power dissipation.
5. Place boot diode, ceramic bypass capacitor and boot
capacitor as close to V CIN and BOOT pin of FDMF8704V in
order to supply stable power. Routing width and length should
also be considered
6. Use multiple Vias on each copper area to interconnect each
top, inner and bottom layer to help smooth current flow and heat
conduction. Vias should be relatively large and of reasonable
inductance.
I CIN
V IN
A
DISB
C VIN
VIN
DISB
VCIN
BOOT
A
C CIN
V CIN
PWM
Input
PWM
CGND
HSEN
VSWH
PGND
C BOOT
V V O
I OUT
A
C OUT
OUTPUT
Figure 18. Power Loss Measurement Block Diagram
Figure 19. Typical PCB Layout Example (Top View)
FDMF8704V Rev. G
9
www.fairchildsemi.com
相关PDF资料 |
PDF描述 |
|---|---|
| FDMF8704 | IC MODULE DRIVER/FET 56MLP 8X8 |
| FDY6342L | IC LOAD SWITCH 8V -0.83A SC89-6 |
| FL7930CM | IC PFC CTLR FLYBACK/BOUND 8SOICN |
| FOD060L | OPTOCOUPLER LOGIC 3.3V 8-SOIC |
| FOD0721 | IC OPTOCOUPLER 25MBIT 8-SOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| FDMF8705 | 功能描述:功率驱动器IC MLP 8X8 DRIVER PLUS FET MULTI-CHIP MODU RoHS:否 制造商:Micrel 产品:MOSFET Gate Drivers 类型:Low Cost High or Low Side MOSFET Driver 上升时间: 下降时间: 电源电压-最大:30 V 电源电压-最小:2.75 V 电源电流: 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 封装:Tube |
| FDMH000C11L-YW | 制造商:Thomas & Betts 功能描述:HAZ3FLD,1000W,M.H.,5 TAP BALST |
| FDMHP17C070-YWE | 制造商:Thomas & Betts 功能描述:HZ FDMHP17C070YWE HAZ3,FLD,175W,M.H |
| FDMJ1023PZ | 功能描述:MOSFET -20V Dual P-Channel PowerTrench RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS（导通）:0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube |
| FDMJ1027P | 功能描述:MOSFET -20V -2.4A PCH 1.8V SPECIF RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS（导通）:0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。