- 您现在的位置：买卖IC网 > PDF目录11705 > FIN324CMLX (Fairchild Semiconductor)IC SER DES 24BIT ULP 40-MLP PDF资料下载
参数资料
| 型号： | FIN324CMLX |
| 厂商： | Fairchild Semiconductor |
| 文件页数： | 6/19页 |
| 文件大小： | 0K |
| 描述： | IC SER DES 24BIT ULP 40-MLP |
| 产品变化通告： | Design/Process Change 07/May/2007 |
| 标准包装： | 1 |
| 系列： | * |
| 其它名称： | FIN324CMLXDKR |
2006 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FIN324C Rev. 1.1.4
14
SerDes
FIN324C
—
24-Bit
Ultra-Low
Power
Serializer
/
Deserializer
Supporting
Single
and
Dual
Displays
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
tVDD-SKEW
Allowed Skew between VDDP
and VDDA/S
(18)
Figure 18
-∞
+∞
ms
tVDD-RES
Minimum Reset Low Time
After VDD Stable
M/S=0, /RES=
↑(19)
Figure 18
20
s
tRES-STBY
/STBY Wait Time After
/RES
↑
M/S=1 /RES=1, /STBY=
↑
Figure 18
20
s
tDVALID
/STBY to Active Edge of
Strobe
M/S=0 /RES=1
(20)
Figure 18
30
s
Notes:
4.
Active edge of strobe is the rising edge for a write transaction and the falling edge for a read transaction.
5.
Characterized, but not production tested.
6.
Indirectly tested through serial clock frequency and serial data bit tests.
7.
Pulse width low WCLKn measurements are measured at 30% of VDDP. Measurements apply when SLEW=0 or
SLEW=1.
8.
Minimum times occur with maximum oscillator frequency. Maximum times occur with minimum oscillator
frequency.
9.
Write latency is the sum of the delay through the master serializer and slave deserializer, plus the flight time
across the flex cable and I/O propagation delays.
10. Assumes propagation delay across the flex cable and through the I/Os of 20ns.
11. Total read latency tPD-RD is the sum of the Read-Control Phase latency (tPD-RDC) and the Read-Data Phase
latency (tPD-RDD). tPD-RD=tPD-RDC+ tPD-RDD.
12. Read-Control latency is the sum of the delay through the master serializer and slave deserializer, plus flex cable
flight times and I/O propagation delays.
13. Read Data latency is the sum of the delay through the slave serializer and master deserializer, plus flex cable
flight times and I/O propagation delays.
14. SPI-Write latency is the sum of the delay through the master serializer and slave deserializer, plus the flight time
across the flex cable and I/O propagation delays.
15. Timing allows the device to completely reset prior to powering down.
16. Internal reset filter allows assertion prior to completion of read or write date transfer.
17. Timing ensures that last write transaction is complete prior to going into standby.
18. VDDA/S must power up together. VDDP may power-up relative to VDDA/S in any order without static power being
consumed. Guaranteed by characterization.
19. /RES signal should be held low for minimum time specified after supplies go HIGH. It is recommended that
/RES be held low during the power supply ramp.
20. STRBn must be held off until internal oscillator has stabilized.
相关PDF资料 |
PDF描述 |
|---|---|
| D38999/26WG39SN | CONN PLUG 39POS STRAIGHT W/SCKT |
| MS27484E18F32SB | CONN PLUG 32POS STRAIGHT W/SCKT |
| FIN212ACMLX | IC SERIAL/DESERIAL 12BIT 32MLP |
| CONN011 | CONN N-FEMALE END CRIMP RG-174 |
| V300B5H150BF | CONVERTER MOD DC/DC 5V 150W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| FIN3383 | 制造商:FAIRCHILD 制造商全称:Fairchild Semiconductor 功能描述:Low Voltage 28-Bit Flat Panel Display Link Serializers |
| FIN3383MTD | 功能描述:LVDS 接口集成电路 Link Serializer LV 28Bit RoHS:否 制造商:Texas Instruments 激励器数量:4 接收机数量:4 数据速率:155.5 Mbps 工作电源电压:5 V 最大功率耗散:1025 mW 最大工作温度:+ 85 C 封装 / 箱体:SOIC-16 Narrow 封装:Reel |
| FIN3383MTD_Q | 功能描述:LVDS 接口集成电路 Link Serializer LV 28Bit RoHS:否 制造商:Texas Instruments 激励器数量:4 接收机数量:4 数据速率:155.5 Mbps 工作电源电压:5 V 最大功率耗散:1025 mW 最大工作温度:+ 85 C 封装 / 箱体:SOIC-16 Narrow 封装:Reel |
| FIN3383MTDX | 功能描述:LVDS 接口集成电路 Link Serializer LV 28Bit RoHS:否 制造商:Texas Instruments 激励器数量:4 接收机数量:4 数据速率:155.5 Mbps 工作电源电压:5 V 最大功率耗散:1025 mW 最大工作温度:+ 85 C 封装 / 箱体:SOIC-16 Narrow 封装:Reel |
| FIN3383MTDX_Q | 功能描述:LVDS 接口集成电路 Link Serializer LV 28Bit RoHS:否 制造商:Texas Instruments 激励器数量:4 接收机数量:4 数据速率:155.5 Mbps 工作电源电压:5 V 最大功率耗散:1025 mW 最大工作温度:+ 85 C 封装 / 箱体:SOIC-16 Narrow 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。