参数资料
型号: FS6377-01G-XTD
厂商: ON Semiconductor
文件页数: 19/24页
文件大小: 0K
描述: IC CLOCK GEN 3-PLL PROGR 16-SOIC
标准包装: 48
类型: PLL 时钟发生器
PLL:
输入: 晶体
输出: CMOS
电路数: 1
比率 - 输入:输出: 1:4
差分 - 输入:输出: 无/无
频率 - 最大: 230MHz
除法器/乘法器: 是/无
电源电压: 3 V ~ 5.5 V
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 16-SOIC(0.154",3.90mm 宽)
供应商设备封装: 16-SOIC
包装: 管件
产品目录页面: 1115 (CN2011-ZH PDF)
其它名称: 766-1026
FS6377
For example, a fixed divide-by-eight could be used in the feedback divider. Unfortunately, a divide-by-eight would limit the effective
modulus of the entire feedback divider to multiples of eight. This limitation would restrict the ability of the PLL to achieve a desired input-
frequency-to-output frequency ratio without making both the reference and feedback divider values comparatively large.
A large feedback modulus means that the divided VCO frequency is relatively low, requiring a wide loop bandwidth to permit the low
frequencies. A narrow loop bandwidth tuned to high frequencies is essential to minimizing jitter; therefore, divider moduli should always
be as small as possible.
To understand the operation, refer to Figure 4. The M-counter (with a modulus always equal to M) is cascaded with the dual-modulus
prescaler. The A-counter controls the modulus of the prescaler. If the value programmed into the A-counter is A, the prescaler will be
set to divide by N+1 for A prescaler outputs. Thereafter, the prescaler divides by N until the M-counter output resets the A-counter, and
the cycle begins again. Note that N=8 and A and M are binary numbers.
Suppose that the A-counter is programmed to zero. The modulus of the prescaler will always be fixed at N; and the entire modulus of
the feedback divider becomes MxN.
Next, suppose that the A-counter is programmed to a one. This causes the prescaler to switch to a divide-by-N+1 for its first divide
cycle and then revert to a divide-by-N. In effect, the A-counter absorbs (or "swallows") one extra clock during the entire cycle of the
feedback divider. The overall modulus is now seen to be equal to MxN+1.
This example can be extended to show that the feedback divider modulus is equal to MxN+A, where A<M.
Figure 4: Feedback Divider
3.1.3. Feedback Divider Programming
For proper operation of the feedback divider, the A-counter must be programmed only for values that are less than or equal to the M-
counter. Therefore, not all divider moduli below 56 are available for use. The selection of divider values is listed in Table 2.
Above a modulus of 56, the feedback divider can be programmed to any value up to 2047.
Table 2: Feedback Divider Modulus Under 56
M-Counter:
FBKDIV[10:3]
A-Counter: FBKDIV[2:0]
000
001
010
011
100
101
110
111
00000001
8
9
00000010
16
17
18
00000011
24
25
26
27
00000100
32
33
34
35
36
00000101
40
41
42
43
44
45
00000110
48
49
50
51
52
53
54
00000111
56
57
58
59
60
61
62
63
Feedback Divider Modulus
Rev. 4 | Page 4 of 24 | www.onsemi.com
相关PDF资料
PDF描述
VE-BW3-MY-F4 CONVERTER MOD DC/DC 24V 50W
MC12093DR2G IC PRESCALER 2/4/8 1.1GHZ 8-SOIC
VI-B72-MW-B1 CONVERTER MOD DC/DC 15V 100W
DS1866+ IC POT TRIM LOG 2.7-5.5V 8-DIP
VI-B6V-MW-B1 CONVERTER MOD DC/DC 5.8V 100W
相关代理商/技术参数
参数描述
FS6377-01G-XTP 功能描述:时钟发生器及支持产品 I2C PROG 3-PLL CLK RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
FS6377-01IG-XTD 功能描述:时钟发生器及支持产品 I2C PROG 3-PLL CLK (IND) RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
FS6377-01IG-XTP 功能描述:时钟发生器及支持产品 I2C PROG 3-PLL CLK IND RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
FS-662 功能描述:模块化系统 - SOM A9M2440 Module 32MB 10Mbps Ethernet RoHS:否 制造商:Digi International 外观尺寸:ConnectCore 9P 处理器类型:ARM926EJ-S 频率:150 MHz 存储容量:8 MB, 16 MB 存储类型:NOR Flash, SDRAM 接口类型:I2C, SPI, UART 工作电源电压:3.3 V 最大工作温度:+ 85 C 尺寸:1.97 in x 1.97 in x 6.1 in
FS6713-20-07 制造商:Schaffner 功能描述: