参数资料
型号: HI1-565AJD-5
厂商: Intersil
文件页数: 4/9页
文件大小: 0K
描述: CONV D/A 12BIT 6.7MHZ 24-DIP
标准包装: 165
位数: 12
数据接口: 并联
转换器数目: 1
电压电源: 双 ±
功率耗散(最大): 250mW
工作温度: 0°C ~ 75°C
安装类型: 通孔
封装/外壳: 24-CDIP(0.600",15.24mm)
供应商设备封装: 24-DIP
包装: 管件
输出数目和类型: 1 电流,单极;1 电流,双极
采样率(每秒): 6.7M
4
Definitions of Specifications
Digital Inputs
The HI-565A accepts digital input codes in binary format and
may be user connected for any one of three binary codes.
Straight Binary, Two’s Complement (Note 5), or Offset
Binary, (See Operating Instructions).
Nonlinearity of a D/A converter is an important measure of
its accuracy. It describes the deviation from an ideal straight
line transfer curve drawn between zero (all bits OFF) and full
scale (all bits ON) (End Point Method).
Differential Nonlinearity for a D/A converter, it is the
difference between the actual output voltage change and the
ideal (1 LSB) voltage change for a one bit change in code. A
Differential Nonlinearity of
±1 LSB or less guarantees
monotonicity; i.e., the output always increases for an
increasing input.
Settling Time is the time required for the output to settle to
within the specified error band for any input code transition.
It is usually specified for a full scale or major carry transition,
settling to within
±0.5 LSB of final value.
Gain Drift is the change in full scale analog output over the
specified temperature range, expressed in parts per million
of full scale range per oC (ppm of FSR/oC). Gain error is
measured with respect to 25oC at high (TH) and low (TL)
temperatures. Gain drift is calculated for both high (TH
-25oC) and low ranges (25oC -TL) by dividing the gain error
by the respective change in temperature. The specification is
the larger of the two representing worst-case drift.
Offset Drift is the change in analog output with all bits OFF
over the specified temperature range expressed in parts per
million of full scale range per oC (ppm of FSR/oC). Offset error
is measured with respect to 25oC at high (TH) and low (TL)
temperatures. Offset Drift is calculated for both high (TH
-25oC) and low (25oC -TL) ranges by dividing the offset error
by the respective change in temperature. The specification
given is the larger of the two, representing worst-case drift.
Power Supply Sensitivity is a measure of the change in
gain and offset of the D/A converter resulting from a change
in -15V or +15V supplies. It is specified under DC conditions
and expressed as parts per million of full scale range per
percent of change in power supply (ppm of FSR/%).
Compliance Voltage is the maximum output voltage range
that can be tolerated and still maintain its specified accuracy.
Compliance Limit implies functional operation only, and
makes no claims to accuracy.
Glitch a glitch on the output of a D/A converter is a transient
spike resulting from unequal internal ON-OFF switching
times. Worst case glitches usually occur at half-scale or the
major carry code transition from 011...1 to 100...0 or vice
versa. For example, if turn ON is greater than turn OFF for
011...1 to 100...0, an intermediate state of 000...0 exists,
such that, the output momentarily glitches toward zero
output. Matched switching times and fast switching will
reduce glitches considerably.
Detailed Description
Op Amp Selection
The Hl-565As current output may be converted to voltage
using the standard connections shown in Figures 1 and 2.
The choice of operational amplifier should be reviewed for
each application, since a significant trade-off may be made
between speed and accuracy.
For highest precision, use an HA-5135. This amplifier
contributes negligible error, but requires about 11
s to settle
within
±0.1% following a 10V step.
The Intersil HA-2600/05 is the best all-around choice for this
application, and it settles in 1.5
s (also to ±0.1% following a
10V step). Remember, settling time for the DAC amplifier
combination is the square root of tD
2 plus t
A
2, where t
D , tA
are settling times for the DAC and amplifier.
No-Trim Operation
The Hl-565A will perform as specified without calibration
adjustments. To operate without calibration, substitute 50
resistors for the 100
trimming potentiometers: In Figure 1
replace R2 with 50
also remove the network on pin 8 and
connect 50
to ground. For bipolar operation in Figure 2,
replace R3 and R4 with 50
resistors.
With these changes, performance is guaranteed as shown
under Specifications, “External Adjustments”. Typical unipolar
zero will be
±0.5 LSB plus the op amp offset.
The feedback capacitor, C, must be selected to minimize
settling time.
Calibration
Calibration provides the maximum accuracy from a
converter by adjusting its gain and offset errors to zero. For
the Hl-565A, these adjustments are similar whether the
current output is used, or whether an external op amp is
TABLE 1.
DIGITAL
INPUT
ANALOG OUTPUT
STRAIGHT
BINARY
OFFSET
BINARY
(NOTE 5)
TWO'S
COMPLEMENT
MSB...LSB
000...000
Zero
-FS
(Full Scale)
Zero
100...000
1/
2FS
Zero
-FS
111...111
+FS - 1 LSB
Zero - 1 LSB
011...111
1/2FS - 1 LSB
Zero - 1 LSB
+FS - 1 LSB
NOTE:
5. Invert MSB with external inverter to obtain Two’s Complement
Coding.
HI-565A
相关PDF资料
PDF描述
HI1171JCB-T CONV D/A 8BIT 40MSPS HS 24-SOIC
HI1175JCB-T CONV A/D 8BIT 20MSPS 24-SOIC
HI1178JCQ CONV D/A 8BIT TRPL 40MHZ 48-PQFP
HI3-674AKN-5 IC ADC 12BIT 67KSPS 28-SBDIP
HI3-7159A-5Z IC ADC 5-1/2 DIGIT 28-PDIP
相关代理商/技术参数
参数描述
HI1-565AKD-5 制造商:Rochester Electronics LLC 功能描述:24 CDIP, 0+75, +15V,12-BIT D/A CONVERTER W/REF - Bulk 制造商:Harris Corporation 功能描述: 制造商:Intersil Corporation 功能描述:
HI1-565ASD/883 制造商:Intersil Corporation 功能描述:DAC SGL R-2R 12-BIT 24PIN SBDIP - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:DAC 12BIT 6.7MHZ 0.25LSB 24CDIP /883 - Bulk
HI1-565ASD-2 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:High Speed, Monolithic D/A Converter with Reference
HI1-565ASD-8 制造商:Rochester Electronics LLC 功能描述:- Bulk
HI1-565ATD/883 制造商:Rochester Electronics LLC 功能描述:24 CDIP, -55+125,+15V,12-BIT D/A CONVERTER W/REF - Bulk 制造商:Harris Corporation 功能描述: