参数资料
型号: HI5800BID
厂商: INTERSIL CORP
元件分类: ADC
英文描述: 12-Bit, 3MSPS, Sampling A/D Converter
中文描述: 1-CH 12-BIT FLASH METHOD ADC, PARALLEL ACCESS, CDIP40
封装: SIDE BRAZED, CERAMIC, DIP-40
文件页数: 13/15页
文件大小: 234K
代理商: HI5800BID
13
If no external adjustments are required the following pins
should be connected to analog ground (AGND) for optimum
performance: RO
ADJ
, RG
ADJ
, ADJ+, and ADJ-.
Typical Application Schematic
A typical application schematic diagram for the HI5800 is
shown with the block diagram. The adjust pins are shown
with 10k
potentiometers used for gain and offset
adjustments. These potentiometers may be left out and the
respective pins should be connected to ground for best
untrimmed performance.
Definitions
Static Performance Definitions
Offset, Full scale, and gain all use a measured value of the
internal voltage reference to determine the ideal plus and
minus full scale values. The results are all displayed in LSBs.
Offset Error (V
OS
)
The first code transition should occur at a level
1
/
2
LSB
above the negative full scale. Offset is defined as the
deviation of the actual code transition from this point. Note
that this is adjustable to zero.
Full Scale Error (FSE)
The last code transition should occur for a analog input that
is 1
1
/
2
LSBs below positive full scale. Full scale error is
defined as the deviation of the actual code transition from
this point.
Differential Linearity Error (DNL)
DNL is the worst case deviation of a code width from the
ideal value of 1 LSB. The converter is guaranteed for no
missing codes over all temperature ranges.
Integral Linearity Error (INL)
INL is the worst case deviation of a code center from a best
fit straight line calculated from the measured data.
Power Supply Rejection (PSRR)
Each of the power supplies are moved plus and minus 5%
and the shift in the offset and full scale error is noted. The
number reported is the percent change in these parameters
versus full scale divided by the percent change in the supply.
Dynamic Performance Definitions
Fast Fourier Transform (FFT) techniques are used to
evaluate the dynamic performance of the HI5800. A low
distortion sine wave is applied to the input, it is sampled, and
the output is stored in RAM. The data is then transformed
into the frequency domain with a 4096 point FFT and
analyzed to evaluate the dynamic performance of the A/D.
The sine wave input to the part is -0.5dB down from full scale
for all these tests. Distortion results are quoted in dBc
(decibels with respect to carrier) and
DO NOT
include any
correction factors for normalizing to full scale.
Signal-to-Noise Ratio (SNR)
SNR is the measured RMS signal to RMS noise at a
specified input and sampling frequency. The noise is the
RMS sum of all of the spectral components except the
fundamental and the first five harmonics.
Signal-to-Noise + Distortion Ratio (SINAD)
SINAD is the measured RMS signal to RMS sum of all other
spectral components below the Nyquist frequency excluding
DC.
Effective Number Of Bits (ENOB)
The effective number of bits (ENOB) is derived from the
SINAD data. ENOB is calculated from:
ENOB = (SINAD - 1.76 + V
CORR
) / 6.02,
where:
V
CORR
= 0.5dB.
Total Harmonic Distortion (THD)
THD is the ratio of the RMS sum of the first 5 harmonic
components to the RMS value of the measured input signal.
Spurious Free Dynamic Range (SFDR)
SFDR is the ratio of the fundamental RMS amplitude to the
RMS amplitude of the next largest spur or spectral
component. If the harmonics are buried in the noise floor it is
the largest peak.
Intermodulation Distortion (IMD)
Nonlinearities in the signal path will tend to generate
intermodulation products when two tones, f
1
and f
2
, are
present on the inputs. The ratio of the measured signal to
the distortion terms is calculated. The IMD products used to
calculate the total distortion are (f
2
-f
1
), (f
2
+f
1
), (2f
1
-f
2
),
(2f
1
+f
2
), (2f
2
-f
1
), (2f
2
+f
1
), (3f
1
-f
2
), (3f
1
+f
2
), (3f
2
-f
1
), (3f
2
+f
1
),
(2f
2
-2f
1
), (2f
2
+2f
1
), (2f
1
), (2f
2
), (2f
1
), (2f
2
), (4f
1
), (4f
2
). The
data reflects the sum of all the IMD products.
Full Power Input Bandwidth
Full power input bandwidth is the frequency at which the
amplitude of the fundamental of the digital output word has
decreased 3dB below the amplitude of an input sine wave.
The input sine wave has a peak-to-peak amplitude equal to
the reference voltage. The bandwidth given is measured at
the specified sampling frequency.
HI5800
相关PDF资料
PDF描述
HI5804 12-Bit, 5 MSPS A/D Converter
HI5804EVAL 12-Bit, 5 MSPS A/D Converter
HI5804KCB 12-Bit, 5 MSPS A/D Converter
HI5812JIB CMOS 20 Microsecond, 12-Bit, Sampling A/D Converter with Internal Track and Hold
HI5812JIJ CMOS 20 Microsecond, 12-Bit, Sampling A/D Converter with Internal Track and Hold
相关代理商/技术参数
参数描述
HI5800-EV 制造商:Rochester Electronics LLC 功能描述:- Bulk
HI5800JCD 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:12-Bit, 3MSPS, Sampling A/D Converter
HI5800KCD 制造商:Rochester Electronics LLC 功能描述:40 SBDIP COMTEMP A/D 12BIT 3MSPS 1.0 LSB SMP&HLD V-REF - Bulk 制造商:Harris Corporation 功能描述:
HI5801 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:ADVANCE INFORMATION
HI5801AIJ 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:ADVANCE INFORMATION