- 您现在的位置：买卖IC网 > PDF目录371822 > HIP6521EVAL1 (Intersil Corporation) PWM and Triple Linear Power Controller PDF资料下载
参数资料
| 型号： | HIP6521EVAL1 |
| 厂商： | Intersil Corporation |
| 元件分类： | 基准电压源/电流源 |
| 英文描述： | PWM and Triple Linear Power Controller |
| 中文描述： | PWM和三线性功率控制器 |
| 文件页数： | 9/13页 |
| 文件大小： | 154K |
| 代理商： | HIP6521EVAL1 |
9
Modulator Break Frequency Equations
The compensation network consists of the error amplifier
(internal to the HIP6521) and the impedance networks Z
IN
and Z
FB
. The goal of the compensation network is to provide
a closed loop transfer function with high 0dB crossing
frequency (f
0dB
) and adequate phase margin. Phase margin
is the difference between the closed loop phase at f
0dB
and
180 degrees. The equations below relate the compensation
network’s poles, zeros and gain to the components (R1, R2,
R3, C1, C2, and C3) in Figure 6. Use these guidelines for
locating the poles and zeros of the compensation network:
1. Pick Gain (R2/R1) for desired converter bandwidth
2. Place 1
ST
Zero Below Filter’s Double Pole (~75% F
LC
)
3. Place 2
ND
Zero at Filter’s Double Pole
4. Place 1
ST
Pole at the ESR Zero
5. Place 2
ND
Pole at Half the Switching Frequency
6. Check Gain against Error Amplifier’s Open-Loop Gain
7. Estimate Phase Margin - Repeat if Necessary
Compensation Break Frequency Equations
Figure 7 shows an asymptotic plot of the DC-DC converter’s
gain vs. frequency. The actual Modulator Gain has a high
gain peak dependent on the quality factor (Q) of the output
filter, which is not shown in Figure 6. Using the above
guidelines should yield a Compensation Gain similar to the
curve plotted. The open loop error amplifier gain bounds the
compensation gain. Check the compensation gain at F
P2
with the capabilities of the error amplifier. The Closed Loop
Gain is constructed on the log-log graph of Figure 10 by
adding the Modulator Gain (in dB) to the Compensation Gain
(in dB). This is equivalent to multiplying the modulator
transfer function to the compensation transfer function and
plotting the gain.
The compensation gain uses external impedance networks
Z
FB
and Z
IN
to provide a stable, high bandwidth (BW) overall
loop. A stable control loop has a gain crossing with
-20dB/decade slope and a phase margin greater than 45
degrees. Include worst case component variations when
determining phase margin.
ACPI Implementation
The three linear controllers included within the HIP6521 can
independently be shut down, in order to accommodate
Advanced Configuration and Power Interface (ACPI) power
management features.
To shut down any of the linears, one needs to pull and keep
high the respective FB pin above a typical threshold of
1.25V. One way to achieve this task is by using a logic gate
coupled through a small-signal diode. The diode should be
placed as close to the FB pin as possible to minimize stray
capacitance to this pin. Upon turn-off of the pull-up device,
the respective output undergoes a soft-start cycle, bringing
the output within regulation limits. On the regulators
implementing this feature, the parallel combination of the
feedback resistors has to be sufficiently high to allow ease of
driving from the external device. Considering the other
restriction applying to the upper range of this resistor
combination (see ‘Output Voltage Selection’ paragraph), it is
recommended the values of the feedback resistors on an
ACPI-enabled linear regulator output meet the following
constraint:
To turn off the switching regulator, use an open-drain or
open-collector device capable of pulling the OCSET pin (with
the attached R
OCSET
pull-up) below 1.25V. To minimize the
possibility of OC trips at levels different than predicted, a
C
OCSET
capacitor with a value of an order of magnitude
larger than the output capacitance of the pull-down device,
has to be used in parallel with R
OCSET
(1nF recommended).
Upon turn-off of the pull-down device, the switching regulator
undergoes a soft-start cycle.
Important
If the collector voltage to a linear regulator pass transistor
(Q3, Q4, or Q5) is lost, the respective regulator has to be
F
LC
L
O
2
π
C
O
×
×
---------------------------------------
=
F
ESR
O
-----------------------------------------
=
F
Z1
-----------------------------------
=
F
Z2
S1
R3
)
C3
×
---------------------------+
=
F
P1
2
π
R
2
--------+
×
×
------------------------------------------------------
=
F
P2
-----------------------------------
=
FIGURE 7. ASYMPTOTIC BODE PLOT OF CONVERTER GAIN
100
80
60
40
20
0
-20
-40
-60
F
P1
F
Z2
10M
1M
100K
10K
1K
100
10
OPEN LOOP
ERROR AMP GAIN
F
Z1
F
P2
F
LC
F
ESR
COMPENSATION
GAIN
G
FREQUENCY (Hz)
MODULATOR
GAIN
CLOSED LOOP
GAIN
20
------------
log
20
S1
------------
log
2k
R
S
R
P
R
P
×
+
---------------------
5k
<
<
HIP6521
相关PDF资料 |
PDF描述 |
|---|---|
| HIP6602BCRZ-T | Dual Channel Synchronous Rectified Buck MOSFET Driver |
| HIP6602BCRZA | Dual Channel Synchronous Rectified Buck MOSFET Driver |
| HIP6602BCRZA-T | Dual Channel Synchronous Rectified Buck MOSFET Driver |
| HIP6602B | Dual Channel Synchronous Rectified Buck MOSFET Driver |
| HIP6602BCBZ-T | Dual Channel Synchronous Rectified Buck MOSFET Driver |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HIP6601 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Synchronous-Rectified Buck MOSFET Drivers |
| HIP6601_04 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Synchronous-Rectified Buck MOSFET Drivers |
| HIP6601A | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Synchronous Rectified Buck MOSFET Drivers |
| HIP6601ACB | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Synchronous Rectified Buck MOSFET Drivers |
| HIP6601ACB-T | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。