- 您现在的位置：买卖IC网 > PDF目录15727 > HW-PC4 (Xilinx Inc)CABLE PROGRAMMING FOR XILINX DEV PDF资料下载
参数资料
| 型号： | HW-PC4 |
| 厂商： | Xilinx Inc |
| 文件页数： | 4/9页 |
| 文件大小： | 0K |
| 描述： | CABLE PROGRAMMING FOR XILINX DEV |
| 产品变化通告： | Development Systems Discontinuation 11/Jan/2010 |
| 标准包装： | 1 |
| 附件类型： | 编程缆线 |
| 适用于相关产品： | Xilinx FPGA、CPLDS、平台闪存 PROM、XC18V00 PROM、系统 ACE MPM |
| 其它名称： | 122-1276 HW-PC4-ND |
R
Pinout Assignments
Table 2: PC4 Target Interface Connector Signal Assignments
Xilinx Parallel Cable IV
JTAG
Pin Name (1)
Slave
Serial
SPI
Type
Flying
Lead
Wires
Ribbon
Cable
Description
Test Data In . This is the target serial input data stream for JTAG
TDI
–
–
Out
2
10
operations and should be connected to the TDI pin on the first ISP
device in the JTAG chain.
Test Data Out . This is the target serial output data stream for
TDO
–
–
In
3
8
JTAG operations and should be connected to the TDO pin on the
last ISP device in the JTAG chain.
Test Clock . This is the clock signal for JTAG operations and
TCK
–
–
Out
5
6
should be connected to the TCK pin on all target ISP devices that
share the same data stream.
Test Mode Select . This is the JTAG mode signal that establishes
TMS
–
–
Out
1
4
appropriate TAP state transitions for target ISP devices. It should
be connected to the TMS pin on all target ISP devices that share
the same data stream.
Configuration Initialize . This pin indicates that configuration
–
INIT
–
In/Out
4
14
memory is being cleared. It should be connected to the INIT_B pin
of the target FPGA in a single device system or to the INIT_B pin
on all FPGAs in daisy-chained configurations.
Configuration Data Input . This is the serial input data stream for
–
DIN
–
Out
2
10
target FPGA(s). It should be connected to the DIN pin of the target
FPGA in a single device system or to the DIN pin of the first FPGA
in daisy-chained configurations.
Configuration Done . This pin indicates to PC4 that the target
FPGA(s) have received the entire configuration bit stream. It
–
DONE
–
In
3
8
should be connected to the DONE pin on all FPGAs for daisy-
chained configurations. Additional CCLK cycles are issued
following the positive transition of DONE to ensure that the
configuration process is complete.
Configuration Clock . In slave-serial configuration mode, FPGAs
are configured by loading one bit per CCLK cycle. CCLK should be
–
CCLK
–
Out
5
6
connected to the CCLK pin on the target FPGA for a single device
system or to the CCLK pin of all FPGAs in daisy-chained
configurations.
Configuration Reset . This pin is used to force a reconfiguration of
–
PROG
–
Out
1
4
the target FPGA(s). It should be connected to the PROG_B pin of
the target FPGA in a single device system or to the PROG_B pin
of all FPGAs in daisy-chained configurations.
SPI Master-Output Slave-Input. This pin is the target serial input
–
–
MOSI
Out
2
10
data stream for SPI operations and should be connected to the D (2)
pin on the SPI flash PROM.
SPI Master-Input, Slave-Output. This pin is the target serial
–
–
MISO
In
3
8
output data stream for SPI operations and should be connected to
the Q (2) pin on the SPI flash PROM.
–
–
V TST
–
–
V TST
SCK
SS
V TST
Out
Out
Out
5
1
6
4
12
SPI Clock. This pin is the clock signal for SPI operations and
should be connected to the C (2) pin on the SPI flash PROM.
SPI Select. This pin is the active-Low SPI chip select signal. This
should be connected to the S (2) pin on the SPI flash PROM.
Test Driver . This pin is reserved for Xilinx diagnostics and should
not be connected to any target circuitry.
Target Reference Voltage . This pin should be connected to a
voltage bus on the target system that supplies the SPI, JTAG or
V REF
V REF
V REF
In
7
2
slave serial interface. For example, when communicating with
CoolRunner II device using the JTAG interface, V REF should be
connected to the target V AUX bus. V REF must be connected to a
regulated voltage. There must not be any current limiting resistor.
DS097 (v2.5) May 14, 2008
Product Specification
4
相关PDF资料 |
PDF描述 |
|---|---|
| SRR1005-7R0M | INDUCTOR POWER 7.0UH SMD |
| V110C5E75B2 | CONVERTER MOD DC/DC 5V 75W |
| MAX6440UTPRVD7+T | IC BATTERY MON SNGL SOT23-6 |
| RCA18DRSN-S288 | CONN EDGECARD 36POS .125 EXTEND |
| MAX6440UTPRTD7+T | IC BATTERY MON SNGL SOT23-6 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HW-PC4-MS | 功能描述:CABLE MOUSE SPLITTER FOR HW-PC4 RoHS:否 类别:编程器，开发系统 >> 过时/停产零件编号 系列:- 标准包装:1 系列:- 传感器类型:CMOS 成像，彩色（RGB） 传感范围:WVGA 接口:I²C 灵敏度:60 fps 电源电压:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相关产品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP |
| HW-PCIE-SMA-G | 功能描述:MODULE CONV PCIE-SMA RoHS:是 类别:编程器，开发系统 >> 过时/停产零件编号 系列:- 标准包装:1 系列:- 传感器类型:CMOS 成像，彩色（RGB） 传感范围:WVGA 接口:I²C 灵敏度:60 fps 电源电压:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相关产品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP |
| HWPP16 BLACK | 制造商:HellermannTyton 功能描述:SLEEVING SPIRAL 16MM BLACK 25M 制造商:HellermannTyton 功能描述:SLEEVING, SPIRAL, 16MM, BLACK, 25M |
| HWPP16 GREY | 制造商:HellermannTyton 功能描述:SLEEVING SPIRAL 16MM GREY 25M |
| HWPP16 WHITE | 制造商:HellermannTyton 功能描述:SLEEVING SPIRAL 16MM WHITE 25M |
发布紧急采购，3分钟左右您将得到回复。