- 您现在的位置：买卖IC网 > PDF目录175497 > HY57V654020BLTC-6 (HYNIX SEMICONDUCTOR INC) 16M X 4 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 PDF资料下载
参数资料
| 型号： | HY57V654020BLTC-6 |
| 厂商： | HYNIX SEMICONDUCTOR INC |
| 元件分类： | DRAM |
| 英文描述： | 16M X 4 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| 封装： | 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54 |
| 文件页数： | 1/12页 |
| 文件大小： | 145K |
| 代理商： | HY57V654020BLTC-6 |
HY57V654020B
4 Banks x 4M x 4Bit Synchronous DRAM
This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any responsibility for use of
circuits described. No patent licenses are implied.
Rev. 1.7/Nov. 01
1
DESCRIPTION
The Hynix HY57V654020B is a 67,108,864-bit CMOS Synchronous DRAM, ideally suited for the main memory applications which
require large memory density and high bandwidth. HY57V654020B is organized as 4banks of 4,194,304x4.
HY57V654020B is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchro-
nized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output
voltage levels are compatible with LVTTL.
Programmable options include the length of pipeline (Read latency of 2 or 3), the number of consecutive read or write cycles initiated by
a single control command (Burst length of 1,2,4,8 or Full page), and the burst count sequence(sequential or interleave). A burst of read
or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst read or
write command on any cycle. (This pipelined design is not restricted by a `2N` rule.)
FEATURES
Single 3.3
±0.3V power supply
All device pins are compatible with LVTTL interface
JEDEC standard 400mil 54pin TSOP-II with 0.8mm of pin
pitch
All inputs and outputs referenced to positive edge of system
clock
Data mask function by DQM
Internal four banks operation
Auto refresh and self refresh
4096 refresh cycles / 64ms
Programmable Burst Length and Burst Type
- 1, 2, 4, 8 or Full page for Sequential Burst
- 1, 2, 4 or 8 for Interleave Burst
Programmable CAS Latency ; 2, 3 Clocks
ORDERING INFORMATION
Part No.
Clock Frequency
Power
Organization
Interface
Package
HY57V654020BTC-6
166MHz
Normal
4Banks x 4Mbits x4
LVTTL
400mil 54pin TSOP II
HY57V654020BTC-75
133MHz
HY57V654020BTC-8
125MHz
HY57V654020BTC-10P
100MHz
HY57V654020BTC-10S
100MHz
HY57V654020BTC-10
100MHz
HY57V654020BLTC-6
166MHz
Low power
HY57V654020BLTC-75
133MHz
HY57V654020BLTC-8
125MHz
HY57V654020BLTC-10P
100MHz
HY57V654020BLTC-10S
100MHz
HY57V654020BLTC-10
100MHz
相关PDF资料 |
PDF描述 |
|---|---|
| HY5PS121621CLFP-S5I | 32M X 16 DDR DRAM, 0.4 ns, PBGA84 |
| HY5TQ1G831ZNFP-H7 | 128M X 8 DDR DRAM, 0.255 ns, PBGA82 |
| HY5TQ1G831ZNFP-S5 | 128M X 8 DDR DRAM, 0.4 ns, PBGA82 |
| HY5V26FLFP-6I | 8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PBGA54 |
| HY62EF16200ASLM-10 | 128K X 16 STANDARD SRAM, 100 ns, PBGA48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HY57V654020BLTC-75 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x4 SDRAM |
| HY57V654020BLTC-8 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x4 SDRAM |
| HY57V654020BTC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:16Mx4|3.3V|4K|H|SDR SDRAM - 64M |
| HY57V654020BTC-10 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x4 SDRAM |
| HY57V654020BTC-10P | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x4 SDRAM |
发布紧急采购，3分钟左右您将得到回复。