- 您现在的位置：买卖IC网 > PDF目录378599 > IA88C00-PDW48I (Innovasic Semiconductor) Microcontroller PDF资料下载
参数资料
| 型号： | IA88C00-PDW48I |
| 厂商： | Innovasic Semiconductor |
| 英文描述： | Microcontroller |
| 中文描述： | 微控制器 |
| 文件页数： | 35/80页 |
| 文件大小： | 707K |
| 代理商： | IA88C00-PDW48I |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页当前第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
IA88C00
Microcontroller
Data Sheet
As of Production Version -01
Copyright
2005 ENG 21 0 050519-00 www.Innovasic
Innovasic.com
Innovasic Semiconductor
Page 35 of 80 1.888.824.4184
D4 - REIE - Receive Error Interrupt Enable
- If this bit is set to 1, any receiver error condition will
cause an interrupt request. Possible receive error conditions include parity error, overrun error and
framing error.
D5 - BRKIE - Break Interrupt Enable
- If this bit is set to 1, a transition in either direction on the break
signal will cause an interrupt request.
D6 - CCIE - Control Character Interrupt Enabl
e - If this bit is set to 1, an ASCII Control Character
Detect signal in the URC register will cause an interrupt.
D7 - WUIE - Wake-Up Interrupt Enable
- If this bit is set to 1, any of the wake-up conditions that set
the Wake-Up Detect bit (WUD) in the URC register will cause an interrupt request.
Figure 32. UART Transmit Interrupt Register, UTI R238 Bank 0
Bit
7
D7
0
R/W
6
D6
0
R/W
5
D5
0
R/W
4
D4
0
R/W
3
D3
0
R/W
2
D2
0
R/W
1
D1
1
R/O
0
D0
0
R/W
Initial Value
Read/Write
The timing for the transmit buffer empty interrupt is software programmable. There are two different
interrupt timings selectable with 1 bit.
Option 1:
Interrupt is activated at the moment the contents of the TUIO register are transferred to the Tx
FIFO.
Option 2:
Interrupt is activated at the moment the last stop bit in the Tx FIFO is sent.
After loading the transmit shift register, UART control generates a buffer empty flag to indicate that
TUIO is ready to be filled with new data.
A new flag will indicate when the transmit shift register is empty.
D0
- If this bit is zero, a high value of D2 in the UIE register will cause an interrupt on Transmit UIO
empty. If this bit is set, a high value of D2 in the UIE register will cause an interrupt on transmit shift
register empty. That is when the last stop bit is transmitted. This bit should be programmed prior to
writing to the UIO register.
D1
- This flag is set when the transmit shift register is empty and is reset when a new value is loaded into
the UIO. This flag will not be set during a send break.
Figure 33. Uart Data Register (UIO), R239 Bank 0
Bit
7
D7
X
R/W
6
D6
X
R/W
5
D5
X
R/W
4
D4
X
R/W
3
D3
X
R/W
2
D2
X
R/W
1
D1
X
R/O
0
D0
X
R/W
Initial Value
Read/Write
相关PDF资料 |
PDF描述 |
|---|---|
| IA88C00-PDW48I-R | Microcontroller |
| IA88C00-PLC68C | Microcontroller |
| IA88C00-PLC68C-R | Microcontroller |
| IA88C00-PLC68I | Microcontroller |
| IA88C00-PLC68I-R | Microcontroller |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IA88C00-PDW48I-R | 制造商:INNOVASIC 制造商全称:INNOVASIC 功能描述:Microcontroller |
| IA88C00-PLC68C | 制造商:INNOVASIC 制造商全称:INNOVASIC 功能描述:Microcontroller |
| IA88C00-PLC68C-R | 制造商:INNOVASIC 制造商全称:INNOVASIC 功能描述:Microcontroller |
| IA88C00-PLC68I | 制造商:INNOVASIC 制造商全称:INNOVASIC 功能描述:Microcontroller |
| IA88C00-PLC68I-R | 制造商:INNOVASIC 制造商全称:INNOVASIC 功能描述:Microcontroller |
发布紧急采购，3分钟左右您将得到回复。