参数资料
型号: IA88C00-PLC68I
厂商: Innovasic Semiconductor
英文描述: Microcontroller
中文描述: 微控制器
文件页数: 25/80页
文件大小: 707K
代理商: IA88C00-PLC68I
IA88C00
Microcontroller
Data Sheet
As of Production Version -01
Copyright
2005 ENG 21 0 050519-00 www.Innovasic
Innovasic.com
Innovasic Semiconductor
Page 25 of 80 1.888.824.4184
When an interrupt in one of the 8 levels occurs and the corresponding mask bit is not set, the level bit of
the interrupt is set to 1. The interrupt structure contains 8 levels of interrupt, 16 vectors and 27 sources.
Interrupt priority is assigned by level and controlled by the Interrupt Priority Register (IPR)
ControlRegR255B0. Each level is masked (or enabled) according to the bits in the Interrupt Mask
Register (IMR) SystemRegR221. Each bit of the Interrupt Mask register corresponds to one of the 8
levels of interrupts, IRQ register (SystemRegR220). When the corresponding bit in the Interrupt Mask
register is set to one, that level interrupt is disabled.
Figure 18. System Mode Register (SYM), R222
Bit
7
Not
Used
R/W
6
Not
Used
R/W
5
Not
Used
R/W
4
3
2
1
0
FIS2
FSI1
FSI0
FSE
GIE
Initial Value
Read/Write
The Fast Interrupt Select (FSI) selects which level interrupt can be treated as a fast interrupt. Fast
Interrupt Enable (FSE), when set to 1, enables the selected level for fast interrupt. Global Interrupt Enable
(GIE), when set to 1, enables interrupts in general.
R/W
R/W
R/W
R/W
R/W
Figure 19. Halt Mode Register (HMR), R223
Bit
7
Not
Used
R/W
6
Not
Used
R/W
5
Not
Used
R/W
4
Not
Used
R/W
3
2
1
0
D3
D2
D1
D0
Initial Value
Read/Write
D3 - CPU HALT mode
- Writing a zero to this bit will invoke the HALT mode upon the execution of the
WFI instruction. The UART and counters can be halted only if D3 is 0. During HALT the internal CPU
clock is disabled, and no address strobe is generated. A hardware reset sets this bit to a 1.
1
1
1
1
R/W
R/W
R/W
R/W
D2 - Disable UART
- Writing a zero to the bit will disable the UART. No interrupt request will be
generated. A 1 will make the UART and its interrupt logic remain active in HALT mode. A hardware
reset forces this bit to a 1.
D1 - Disable CT1
- Similar to CT0. When the counters are cascaded, the HALT mode 32-bit counter is
determined by the logical state of D1. A hardware reset forces this bit to a 1.
D0 - Disable CT0
- Writing a zero to this bit will disable the CT0 in HALT mode. No interrupt request
will be generated in this case. A 1 will keep the CT0 active. A hardware reset forces this bit to a 1.
相关PDF资料
PDF描述
IA88C00-PLC68I-R Microcontroller
IBB110P Integrated Telecom Circuits
IBB110PTR Integrated Telecom Circuits
IBIS4-1300-M-1 1.3 MPxl Rolling Shutter CMOS Image Sensor
IBIS4-1300-M-2 1.3 MPxl Rolling Shutter CMOS Image Sensor
相关代理商/技术参数
参数描述
IA88C00-PLC68I-R 制造商:INNOVASIC 制造商全称:INNOVASIC 功能描述:Microcontroller
IA88C00-PLC68I-R-01 功能描述:IC MCU 8BIT 20MHZ 68PLCC RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器, 系列:- 标准包装:27 系列:PIC® 16C 核心处理器:PIC 芯体尺寸:8-位 速度:10MHz 连通性:I²C,SPI,UART/USART 外围设备:欠压检测/复位,POR,PWM,WDT 输入/输出数:22 程序存储器容量:14KB(8K x 14) 程序存储器类型:OTP EEPROM 大小:- RAM 容量:368 x 8 电压 - 电源 (Vcc/Vdd):4 V ~ 6 V 数据转换器:A/D 5x8b 振荡器型:外部 工作温度:-40°C ~ 125°C 封装/外壳:28-SOIC(0.295",7.50mm 宽) 包装:管件
IA8X44 制造商:INNOVASIC 制造商全称:INNOVASIC 功能描述:SDLC COMMUNICATIONS CONTROLLER
IA8X44PDW40I3 制造商:INNOVASIC 制造商全称:INNOVASIC 功能描述:SDLC Communications Controller
IA8X44PDW40IR3 功能描述:IC MCU 8BIT 12MHZ 40DIP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器 - 特定应用 系列:- 产品变化通告:Product Discontinuation 26/Aug/2009 标准包装:250 系列:- 应用:网络处理器 核心处理器:4Kc 程序存储器类型:- 控制器系列:- RAM 容量:16K x 8 接口:以太网,UART,USB 输入/输出数:- 电源电压:1.8V, 3.3V 工作温度:- 安装类型:表面贴装 封装/外壳:208-LQFP 包装:带卷 (TR) 供应商设备封装:PG-LQFP-208 其它名称:SP000314382