参数资料
型号: IA88C00-PLC68I
厂商: Innovasic Semiconductor
英文描述: Microcontroller
中文描述: 微控制器
文件页数: 58/80页
文件大小: 707K
代理商: IA88C00-PLC68I
IA88C00
Microcontroller
Data Sheet
As of Production Version -01
Copyright
2005 ENG21 1 030617-04 www.Innovasic
Innovasic.com
Innovasic Semiconductor
Page 58 of 80 1.888.824.4184
Interrupt Programming Model
The IA88C00 maintains program compatibility with the Super8. Enabling or disabling of interrupts are
controlled via the following registers:
Interrupt enable/disable
. See the System Mode register (R222).
Level enable.
See the interrupt Mask register (R221).
Level priority.
See the Interrupt Priority register (R255, Bank 0).
Source enable/disable.
Interrupt sources are enabled or disabled in the individual source’s Mode and
Control register.
Functional Overview
For an interrupt to be serviced, it’s source must be enabled. The corresponding interrupt and level must
likewise be enabled. Each interrupt input is conditioned with edge-triggered devices to convert all
interrupt inputs to “levels”. The eliminates the requirement for external hardware to maintain the interrupt
input prior to servicing.
When an interrupt source is received the processor is “vectored” to the vector address associated with the
interrupt. In the fact of multiple interrupts, the enabled interrupt whose level has the highest priority is
serviced first. For interrupts within the same level, the priority of the individual interrupt takes
precedence.
Upon servicing the interrupt, the processor clears the Interrupt Enable bit in the System Mode register to
prevent a high priority interrupt from disrupting the service routine. The program counter and status flags
are pushed onto the stack and the program counter is loaded with the appropriate interrupt vector and the
interrupt service routine (ISR) begins to the execute. Upon completion, the ISR executes an RET
instruction. The flags and program counter are popped off the stack and the Interrupt Enable bit in the
System Mode register is set.
The IA88C00 supports a special mode of “fast” interrupt processing. Utilization of this mode requires
program intervention. The vector address of the ISR must be loaded into the instruction pointer and the
Fast Interrupt enable bit in the System Mode Register must be set. Upon receipt of the interrupt source,
the ISR vector is loaded into the program counter while the old value of the program counter is saved in
the Instruction Pointer. Status flags are saved in the FLAGs register and the Fast interrupt Status Bit in
FLAGS is set. Upon completion of the ISR, the process is reversed.
Stack Operation
The IA88C00 maintains program model compatibility on all Stack operations. The stack may be
maintained in either the register file or in data memory space. For programming model details see
registers R216/R217 (the stack pointer) and register R254 (Memory Timing register)
相关PDF资料
PDF描述
IA88C00-PLC68I-R Microcontroller
IBB110P Integrated Telecom Circuits
IBB110PTR Integrated Telecom Circuits
IBIS4-1300-M-1 1.3 MPxl Rolling Shutter CMOS Image Sensor
IBIS4-1300-M-2 1.3 MPxl Rolling Shutter CMOS Image Sensor
相关代理商/技术参数
参数描述
IA88C00-PLC68I-R 制造商:INNOVASIC 制造商全称:INNOVASIC 功能描述:Microcontroller
IA88C00-PLC68I-R-01 功能描述:IC MCU 8BIT 20MHZ 68PLCC RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器, 系列:- 标准包装:27 系列:PIC® 16C 核心处理器:PIC 芯体尺寸:8-位 速度:10MHz 连通性:I²C,SPI,UART/USART 外围设备:欠压检测/复位,POR,PWM,WDT 输入/输出数:22 程序存储器容量:14KB(8K x 14) 程序存储器类型:OTP EEPROM 大小:- RAM 容量:368 x 8 电压 - 电源 (Vcc/Vdd):4 V ~ 6 V 数据转换器:A/D 5x8b 振荡器型:外部 工作温度:-40°C ~ 125°C 封装/外壳:28-SOIC(0.295",7.50mm 宽) 包装:管件
IA8X44 制造商:INNOVASIC 制造商全称:INNOVASIC 功能描述:SDLC COMMUNICATIONS CONTROLLER
IA8X44PDW40I3 制造商:INNOVASIC 制造商全称:INNOVASIC 功能描述:SDLC Communications Controller
IA8X44PDW40IR3 功能描述:IC MCU 8BIT 12MHZ 40DIP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器 - 特定应用 系列:- 产品变化通告:Product Discontinuation 26/Aug/2009 标准包装:250 系列:- 应用:网络处理器 核心处理器:4Kc 程序存储器类型:- 控制器系列:- RAM 容量:16K x 8 接口:以太网,UART,USB 输入/输出数:- 电源电压:1.8V, 3.3V 工作温度:- 安装类型:表面贴装 封装/外壳:208-LQFP 包装:带卷 (TR) 供应商设备封装:PG-LQFP-208 其它名称:SP000314382