DD 2.X
Preliminary
PowerPC 750FX RISC Microprocessor
Body_750FX_DS_DD2.X.fm.2.0
June 9, 2003
5. System Design Information
5.2 PLL Power Supply Filtering
The 750FX microprocessor has two separate AVDD signals (A1VDD and A2VDD) which provide power to the
clock generation phase-locked loops.
Most designs are expected to utilize a single PLL configuration mode throughout the application. These type
of designs should use the default, A1VDD (PLL0) and tie the A2VDD (PLL1) signal to ground (AGND) through
For designs planning to optimize power savings through dynamic switching between these dual PLL circuits,
it is recommended, though not required, that each AVDD have a separate voltage input and filter circuit.
To ensure stability of the internal clock, the power supplied to the AVDD input signals should be filtered using
a circuit similar to the one shown in
Figure 5-1 on page 36. The circuit should be placed as close as possible
to the AVDD pin to ensure it filters out as much noise as possible.
For descriptions of the sample PLL power supply filtering circuits, see
Table 5-3.Table 5-3. Sample PLL Power Supply Filtering Circuits
Samples of PLL Power Supply Filtering Circuits
Circuit Description
Number of
Filtering
Circuits
Ferrite
Beads
Circuit Figure
Recommended
Circuit Design
Notes
Single PLL circuit configuration that uses the A1VDD
and ties the A2VDD pin to GND.
11
Yes
Single PLL circuit configuration that uses both the
A1VDD and the A2VDD pins and a single ferrite bead.
11
Optional
1, 2
Dual PLL configuration that uses a separate circuit
for the A1VDD pin and for the A2VDD the pin.
22
Yes
2, 3
Notes:
1. Optional configurations are supported, though not recommended.
2. This circuit design can be used with the Dual PLL feature enabled, though optimum power savings may not be realized.
3. This circuit design can be used with the Dual PLL feature enabled to optimize power savings.