- 您现在的位置：买卖IC网 > PDF目录136444 > IBM25PPC750L-FB0A400W 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360 PDF资料下载
参数资料
| 型号： | IBM25PPC750L-FB0A400W |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360 |
| 封装： | 25 X 25 MM, 1.27 MM PITCH, CERAMIC, BGA-360 |
| 文件页数： | 6/46页 |
| 文件大小： | 610K |
| 代理商： | IBM25PPC750L-FB0A400W |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页
Page 10
Version 2.0
Datasheet
9/30/99
PowerPC 750 SCM RISC Microprocessor
PID8p-750
Preliminary Copy
AC Electrical Characteristics
This section provides the AC electrical characteristics for the PID8p-750. After fabrication, parts are sorted by
maximum processor core frequency as shown in the Section “Clock AC Specifications,” on page 10, and
tested for conformance to the AC specifications for that frequency. These specifications are for 300MHz
through 400MHz processor core frequencies. The processor core frequency is determined by the bus
(SYSCLK) frequency and the settings of the PLL_CFG(0-3) signals. Parts are sold by maximum processor
core frequency; see Section “Ordering Information,” on page 40.
Clock AC Specications
The following table provides the clock AC timing specifications as defined in Figure 2.
Clock AC Timing Specications8
See Table “Recommended Operating Conditions1,2,3,” on page 6, for operating conditions.
Num
Characteristic
300*, 333*, 350*, 366, 375MHz
400, 433, 450, 466, 500MHz
Unit Notes
Min
Max
Min
Max
Processor fre-
quency
200
As per specified speed
250
As per specified speed
MHz
SYSCLK frequency
25
100
31
100
MHz
1
SYSCLK cycle time
10
40
10
32
ns
2,3
SYSCLK rise and
fall time
–
1.0
–
1.0
ns
2,3
4
SYSCLK duty cycle
measured at OVDD/
2
40
60
40
60
%
3,7
SYSCLK jitter
–
±150
–
±150
ps
4,3
Internal PLL relock
time
–
100
–
100
s5
Note:
1. Caution: The SYSCLK frequency and the PLL_CFG[0-3] settings must be chosen such that the resulting SYSCLK (bus) frequency, CPU (core) fre-
quency, and PLL (VCO) frequency do not exceed their respective maximum or minimum operating frequencies. Refer to the PLL_CFG[0-3] signal
description in Section “PLL Configuration,” on page 30 for valid PLL_CFG[0-3] settings.
2. Rise and fall times for the SYSCLK input are measured from 0.5v to 1.5v
3. Timing is guaranteed by design and characterization, and is not tested.
4. The total input jitter (short term and long term combined) must be under
±150ps.
5. Relock timing is guaranteed by design and characterization, and is not tested. PLL-relock time is the maximum amount of time required for PLL lock
after a stable VDD and SYSCLK are reached during the power-on reset sequence. This specification also applies when the PLL has been disabled and
subsequently re-enabled during sleep mode. Also note that HRESET must be held asserted for a minimum of 255 bus clocks after the PLL-relock time
during the power-on reset sequence.
6. * Subject to availability - see your marketing representative.
7. Duty cycle for 1.8, 2.5, and 3.3v I/Os.
8. SYSCLK input levels must not be higher than the absolute maximum ratings table for VIN. See Table , “Absolute Maximum Ratings,” on page 6.
相关PDF资料 |
PDF描述 |
|---|---|
| IBM25PPC750L-FB0A466W | 32-BIT, 466 MHz, RISC PROCESSOR, CBGA360 |
| IBM25PPC750GXEAR5H43T | 32-BIT, 933 MHz, RISC PROCESSOR, CBGA292 |
| IBM25PPC750GXEBB6572T | 32-BIT, 1000 MHz, RISC PROCESSOR, CBGA292 |
| ISL8705IBZ | DSP-ADDRESS SEQUENCER, PDSO14 |
| ICS932S208DG | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IBM25PPC750L-FB0B300W | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Microprocessor |
| IBM25PPC750L-FB0B333W | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Microprocessor |
| IBM25PPC750L-FB0B350W | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Microprocessor |
| IBM25PPC750L-FB0B366W | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Microprocessor |
| IBM25PPC750L-FB0B375W | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Microprocessor |
发布紧急采购，3分钟左右您将得到回复。