- 您现在的位置：买卖IC网 > PDF目录1923 > ICS1893AFILF (IDT, Integrated Device Technology Inc)PHYCEIVER LOW PWR 3.3V 48-SSOP PDF资料下载
参数资料
| 型号： | ICS1893AFILF |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 81/136页 |
| 文件大小： | 0K |
| 描述： | PHYCEIVER LOW PWR 3.3V 48-SSOP |
| 标准包装： | 30 |
| 系列： | PHYceiver™ |
| 类型： | PHY 收发器 |
| 规程： | MII |
| 电源电压： | 3.14 V ~ 3.47 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-BSSOP（0.295"，7.50mm 宽） |
| 供应商设备封装： | 48-SSOP |
| 包装： | 管件 |
| 其它名称： | 1893AFILF |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页当前第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页
Chapter 7
Functional Blocks
ICS1893AF, Rev. D 10/26/04
October, 2004
49
ICS1893AF Data Sheet - Release
Copyright 2004, Integrated Circuit Systems, Inc.
All rights reserved.
Note:
1.
An ICS1893AF receives ‘valid data’ when its Twisted-Pair Receiver phase-locked loop can acquire lock
and extract the receive clock from the incoming data stream for a minimum of three consecutive bit
times.
2.
When a link is invalid and the Link Monitor Function detects the presence of data, the ICS1893AF does
not transition the link to the valid state until after the reception of the present packet is complete.
3.
Enabling or disabling the Smart Squelch Function affects the Link Monitor function.
4.
A transition from the invalid state to the valid state does not automatically update the latching-low Link
Status bit.
7.5.6
10Base-T Operation: Smart Squelch
The Smart Squelch Function imposes more stringent requirements on the Link Monitor Function regarding
the definition of a valid link, thereby providing a level of insurance that spurious noise is not mistaken for a
valid link during cable installation.
An STA can control the execution of the ICS1893AF Smart Squelch Function using bit 18.0 (the Smart
Squelch Inhibit bit in the 10Base-T Operations Register). When bit 18.0 is logic:
Zero (the default), an ICS1893AF enables its Smart Squelch Function. In this case, the Link Monitor
must confirm the presence of both data and a valid IDL at the end of the packet before declaring a link
valid.
One, an ICS1893AF disables or inhibits its Smart Squelch Function. In this case, the Link Monitor does
not have to confirm the presence of an IDL to declare a link valid (that is, the reception of any data is
sufficient).
In 10Base-T mode, an ICS1893AF appends an IDL to the end of each packet during data transmission.
The receiving PHY (that is, the remote link partner) sees this IDL and removes it from the data stream.
7.5.7
10Base-T Operation: Carrier Detection
The ICS1893AF has a 10Base-T Carrier Detection Function that establishes the state of its Carrier Sense
signal (CRS), based upon the state of its Transmit and Receive state machines. These functions indicate
whether the ICS1893AF is (1) transmitting data, (2) receiving data, or (3) in a collision state (that is, the
ICS1893AF is both transmitting and receiving data on its twisted-pair medium, as defined in the ISO/IEC
8802-3 standard). When the ICS1893AF is configured for:
Half-duplex operations, the ICS1893AF asserts its CRS signal when either transmitting or receiving data.
Full-duplex operations (or when it is in Repeater mode), the ICS1893AF asserts its CRS signal only
when it is receiving data.
7.5.8
10Base-T Operation: Collision Detection
The ICS1893AF has a 10Base-T Collision Detection Function that establishes the state of its Collision
Detection signal (COL) based upon both (1) the state of its Receiver state machine and (2) the state of its
Transmit state machine. When the ICS1893AF is operating in:
Half-duplex mode, the ICS1893AF asserts its COL signal to indicate it is receiving data while
transmission of data is also in progress.
Full-duplex mode, the ICS1893AF always sets its COL signal to FALSE.
相关PDF资料 |
PDF描述 |
|---|---|
| ICS1893BFILF | PHYCEIVER LOW PWR 3.3V 48-SSOP |
| ICS1894KI-32LF | PHYCEIVER LOW PWR 3.3V 32QFN |
| ICS1894KI-40LFT | PHYCEIVER LOW PWR 3.3V 40QFN |
| ID82C55A | IC I/O EXPANDER 24B 40DIP |
| ID82C82 | IC DRIVER BUS OCT LATCHING 20DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS1893AFILFT | 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:PHYceiver™ 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
| ICS1893AFIT | 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:PHYceiver™ 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.295"，7.50mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR) |
| ICS1893AFLF | 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:PHYceiver™ 标准包装:1 系列:- 类型:收发器 驱动器/接收器数:1/1 规程:RS422，RS485 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:14-SOIC（0.154"，3.90mm 宽） 供应商设备封装:14-SOICN 包装:剪切带 (CT) 其它名称:ISL31470EIBZ-T7ACT |
| ICS1893AFLFT | 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:PHYceiver™ 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
| ICS1893AFT | 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:PHYceiver™ 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.295"，7.50mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。