- 您现在的位置：买卖IC网 > PDF目录9982 > ICS1893AFILFT (IDT, Integrated Device Technology Inc)PHYCEIVER LOW PWR 3.3V 48-SSOP PDF资料下载
参数资料
| 型号： | ICS1893AFILFT |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 80/136页 |
| 文件大小： | 0K |
| 描述： | PHYCEIVER LOW PWR 3.3V 48-SSOP |
| 标准包装： | 1,000 |
| 系列： | PHYceiver™ |
| 类型： | PHY 收发器 |
| 规程： | MII |
| 电源电压： | 3.14 V ~ 3.47 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-BSSOP（0.295"，7.50mm 宽） |
| 供应商设备封装： | 48-SSOP |
| 包装： | 带卷 (TR) |
| 其它名称： | 1893AFILFT |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页当前第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页
ICS1893AF, Rev D 10/26/04
October, 2004
48
Chapter 7
Functional Blocks
ICS1893AF Data Sheet - Release
Copyright 2004, Integrated Circuit Systems, Inc.
All rights reserved.
7.5.4
10Base-T Operation: Idle
An ICS1893AF transmits Normal Link Pulses (that is, 10Base-T Idles) on its MDI in the absence of data (that
is, when the MAC/repeater is not requiring it to transmit any data). During this time the link is Idle, and the
ICS1893AF periodically transmits link pulses at a rate of one link pulse every 16 ms in compliance with the
ISO/IEC 8802-3 standard. In 10Base-T mode, the ICS1893AF continues transmitting link pulses even while
receiving data. This situation does not generate a Collision Detect signal (COL) because link pulses indicate
an idle state for a link.
7.5.5
10Base-T Operation: Link Monitor
When an ICS1893AF is in 10Base-T mode, its Link Monitor Function observes the data received by the
10Base-T Twisted-Pair Receiver to determine the link status. The results of this continual monitoring are
stored in the Link Status bit. The Station Management entity (STA) can access the Link Status bit in either
the Status Register (bit 1.2) or the QuickPoll Detailed Status Register (bit 17.0).
When the Link Status bit is:
Zero, either a valid link is not established or the link is momentarily dropped since either the last read of
the Link Status bit or the last reset of the ICS1893AF.
One, a valid link is established.
The ICS1893AF Link Status bit is a latching low (LL) bit. (For more information on latching high and latching
low bits, see Section 8.1.4.1, “Latching High Bits” and Section 8.1.4.2, “Latching Low Bits”.)
The criteria used by the Link Monitor Function to declare a link either valid (that is, ‘established’ or ‘up’) or
invalid (that is, ‘failed’ or ‘down’) depends upon these factors: the present state of the link, whether its
Smart Squelch function is enabled, and the incoming data.
When the 10Base-T link is:
Invalid, and the Smart Squelch function is:
– Disabled (bit 18.0 is logic one), the Link Monitor Function must detect at least one of the following
events before transitioning its link from the invalid state to the valid state:
More than seven, ISO/IEC-defined, Normal Link Pulses (NLPs)
Any valid data
– Enabled (bit 18.0 is logic zero), the Link Monitor Function must detect at least one of the following
events before transitioning its link from the invalid state to the valid state:
More than seven, ISO/IEC-defined, Normal Link Pulses (NLPs)
Any valid data followed by a valid IDL
Valid, and the Smart Squelch function is:
– Disabled (bit 18.0 is logic one), the Link Monitor Function continues to report its link as valid as long
as it continues to detect any of the following:
ISO/IEC-defined, Normal Link Pulses (NLPs)
Any valid data
– Enabled (bit 18.0 is logic zero), the Link Monitor Function continues to report its link as valid as long
as it continues to detect any of the following:
ISO/IEC-defined, Normal Link Pulses (NLPs)
Any valid data followed by a valid IDL
Valid, the Link Monitor Function declares the link as invalid if it receives neither data nor NLPs (that is,
the link shows either no activity or inconsistent activity) for more than 81 to 83 ms. In this case the Link
Monitor Function sets the Link Status bit to logic zero.
相关PDF资料 |
PDF描述 |
|---|---|
| IDT72V845L15PF | IC FIFO SYNC 4096X18 128QFP |
| IDT72845LB15PF | IC FIFO SYNC DL 4096X18 128TQFP |
| IDT5V5206DCGI8 | TXRX 1CH M-LVDS TO LVTTL 8-SOIC |
| IDT72805LB25BG8 | IC FIFO SYNC DUAL 256X18 121BGA |
| MS3101F20-3S | CONN RCPT 3POS FREE HNG W/SCKT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS1893AFIT | 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:PHYceiver™ 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.295"，7.50mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR) |
| ICS1893AFLF | 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:PHYceiver™ 标准包装:1 系列:- 类型:收发器 驱动器/接收器数:1/1 规程:RS422，RS485 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:14-SOIC（0.154"，3.90mm 宽） 供应商设备封装:14-SOICN 包装:剪切带 (CT) 其它名称:ISL31470EIBZ-T7ACT |
| ICS1893AFLFT | 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:PHYceiver™ 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
| ICS1893AFT | 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:PHYceiver™ 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.295"，7.50mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR) |
| ICS1893AG | 制造商:ICS 制造商全称:ICS 功能描述:3.3 V 10Base-T/100Base-TX Integrated PHYceiver-TM |
发布紧急采购，3分钟左右您将得到回复。