参数资料
型号: ICS1893AFILFT
厂商: IDT, Integrated Device Technology Inc
文件页数: 87/136页
文件大小: 0K
描述: PHYCEIVER LOW PWR 3.3V 48-SSOP
标准包装: 1,000
系列: PHYceiver™
类型: PHY 收发器
规程: MII
电源电压: 3.14 V ~ 3.47 V
安装类型: 表面贴装
封装/外壳: 48-BSSOP(0.295",7.50mm 宽)
供应商设备封装: 48-SSOP
包装: 带卷 (TR)
其它名称: 1893AFILFT
ICS1893AF, Rev D 10/26/04
October, 2004
54
Chapter 7
Functional Blocks
ICS1893AF Data Sheet - Release
Copyright 2004, Integrated Circuit Systems, Inc.
All rights reserved.
7.6.2.7
Management Frame Turnaround
A valid management frame includes a turn-around field (TA), which is a 2-bit time space between the
REGAD field and the Data field. This time allows an ICS1893AF and an STA to avoid contentions during
read transactions. During an operation that is a:
Read, an ICS1893AF remains in the high-impedance state during the first bit time and subsequently
drives its MDIO pin to logic zero for the second bit time.
Write, an ICS1893AF waits while the STA transmits a logic one, followed by a logic zero on its MDIO pin.
7.6.2.8
Management Frame Data
A valid management frame includes a 16-bit Data field for exchanging the register contents between the
ICS1893AF and the STA. All Management Registers are 16 bits wide, matching the width of the Data field.
During a transaction that is a:
Read, (OP is 10b) the ICS1893AF obtains the contents of the register identified in the REGAD field and
returns this Data to the STA synchronously with its MDC signal.
Write, (OP is 01b) the ICS1893AF stores the value of the Data field in the register identified in the
REGAD field.
If the STA attempts to:
Read from a non-existent ICS1893AF register, the ICS1893AF returns logic one for all bits in the Data
field, FFFFh.
Write to a non-existent ICS1893AF register, the ICS1893AF isolates the Data field of the management
frame from every reaching the registers.
Note:
The first Data bit transmitted and received is the most-significant bit of a Management Register, bit
X.15.
7.6.2.9
Serial Management Interface Idle State
The MDIO signal is in an idle state during the time between STA transactions. When the Serial
Management Interface is in the idle state, the ICS1893AF disables (that is, tri-states) its MDIO pin, which
enters a high-impedance state. The ISO/IEC 8802-3 standard requires that an MDIO signal be idle for at
least one bit time between management transactions. However, the ICS1893AF does not have this
limitation and can support a continual bit stream on its MDIO signals.
相关PDF资料
PDF描述
IDT72V845L15PF IC FIFO SYNC 4096X18 128QFP
IDT72845LB15PF IC FIFO SYNC DL 4096X18 128TQFP
IDT5V5206DCGI8 TXRX 1CH M-LVDS TO LVTTL 8-SOIC
IDT72805LB25BG8 IC FIFO SYNC DUAL 256X18 121BGA
MS3101F20-3S CONN RCPT 3POS FREE HNG W/SCKT
相关代理商/技术参数
参数描述
ICS1893AFIT 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:PHYceiver™ 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
ICS1893AFLF 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:PHYceiver™ 标准包装:1 系列:- 类型:收发器 驱动器/接收器数:1/1 规程:RS422,RS485 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:14-SOIC(0.154",3.90mm 宽) 供应商设备封装:14-SOICN 包装:剪切带 (CT) 其它名称:ISL31470EIBZ-T7ACT
ICS1893AFLFT 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:PHYceiver™ 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:带卷 (TR)
ICS1893AFT 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:PHYceiver™ 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
ICS1893AG 制造商:ICS 制造商全称:ICS 功能描述:3.3 V 10Base-T/100Base-TX Integrated PHYceiver-TM