- 您现在的位置：买卖IC网 > PDF目录10616 > ICS1893BKILFT (IDT, Integrated Device Technology Inc)PHYCEIVER LOW PWR 3.3V 56-VQFN PDF资料下载
参数资料
| 型号： | ICS1893BKILFT |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 63/133页 |
| 文件大小： | 0K |
| 描述： | PHYCEIVER LOW PWR 3.3V 56-VQFN |
| 标准包装： | 1 |
| 系列： | PHYceiver™ |
| 类型： | PHY 收发器 |
| 规程： | MII |
| 电源电压： | 3.14 V ~ 3.47 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 56-VFQFN 裸露焊盘 |
| 供应商设备封装： | 56-VFQFP-EP（8x8） |
| 包装： | 标准包装 |
| 产品目录页面： | 1252 (CN2011-ZH PDF) |
| 其它名称： | 800-1795-6 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页当前第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页
Chapter 6 Functional Blocks
ICS1893BF, Rev. F, 5/13/10
May, 2010
35
ICS1893BF Data Sheet Rev. F - Release
Copyright 2009, IDT, Inc.
All rights reserved.
6.2.3 Auto-Negotiation: Remote Fault Signaling
If the remote link partner detects a fault, the ICS1893BF reports the remotely detected fault to the STA by
setting to logic one the Remote Fault Detected bit(s), 1.4, 5.13, 17.1, and 19.13. In general, the reception
of a remote fault means that the remote link partner has a problem with the integrity of its receive channel.
Similarly, if the ICS1893BF detects a link fault, it transmits a remote fault-detected condition to its remote
link partner. In this situation, the ICS1893BF sets to logic one the Auto-Negotiation Link Partner Ability
Register’s Remote Fault Indication bit (bit 4.13).
For details, see Section 7.14.3, “Remote Fault (bit 19.13)” and Section 7.3.9, “Remote Fault (bit 1.4)”.
6.2.4 Auto-Negotiation: Reset and Restart
If enabled, execution of the ICS1893BF auto-negotiation process occurs at power-up and upon
management request. There are two primary ways to begin the Auto-Negotiation state machine:
ICS1893BF reset
Auto-Negotiation Restart
6.2.4.1 Auto-Negotiation Reset
During a reset, the ICS1893BF initializes its Auto-Negotiation sublayer modules to their default states.
(That is, the Auto-Negotiation Arbitration State Machine and the Auto-Negotiation Progress Monitor reset to
their idle states.) In addition, the Auto-Negotiation Progress Monitor status bits are all set to logic zero. This
action occurs for any type of reset (hardware reset, software reset, or power-on reset).
6.2.4.2 Auto-Negotiation Restart
As with a reset, during an Auto-Negotiation restart, the ICS1893BF initializes the Auto-Negotiation
Arbitration State Machine and the Auto-Negotiation Progress Monitor modules to their default states.
However, during an Auto-Negotiation Restart, the Auto-Negotiation Progress Monitor status bits maintain
their current state. Only three events can alter the state of the Auto-Negotiation Progress Monitor status
bits after a Restart: (1) an STA read operation, (2) a reset, or (3) the Auto-Negotiation Arbitration State
Machine progressing to a higher state or value.
The Auto-Negotiation Progress Monitor Status bits change only if they are progressing to a state with a
value greater than their current state (that is, a state with a higher logical value than that of their current
state). For a detailed explanation of these bits and their operation, see Section 6.2.5, “Auto-Negotiation:
After the Auto-Negotiation Arbitration State Machine reaches its final state (which is Auto-Negotiation
Complete), only an STA read of the QuickPoll Detailed Status Register or an ICS1893BF reset can alter
these status bits.
Any of the following situations initiates a restart of the ICS1893BF Auto-Negotiation sublayer:
A link failure
In software mode:
– Writing a logic one to the Control Register’s Restart Auto-Negotiation bit (bit 0.9), which is a self-
clearing bit.
– Toggling the Control Register’s Auto-Negotiation Enable bit (bit 0.12) from a logic one to a logic zero,
and back to a logic one.
相关PDF资料 |
PDF描述 |
|---|---|
| ADV7180BST48Z | IC VID DECOD SDTV 10BIT 48LQFP |
| AD9889BBBCZ-80 | TRANSMITTER HDMI/DVI 76-CSPBGA |
| AD8325ARUZ | IC LN DVR CATV FINE-STEP 28TSSOP |
| MAX3430EPA+ | IC TXRX RS-485 3.3V 8-DIP |
| VI-BWM-IV-F3 | CONVERTER MOD DC/DC 10V 150W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS1893BKIT | 功能描述:PHYCEIVER LOW PWR 3.3V 56-VQFN RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:PHYceiver™ 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
| ICS1893BKLF | 功能描述:PHYCEIVER LOW PWR 3.3V 56-VQFN RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:PHYceiver™ 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
| ICS1893BKLFT | 功能描述:PHYCEIVER LOW PWR 3.3V 56-VQFN RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:PHYceiver™ 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
| ICS1893BKT | 功能描述:PHYCEIVER LOW PWR 3.3V 56-VQFN RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:PHYceiver™ 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
| ICS1893BRIEF | 制造商:ICS 制造商全称:ICS 功能描述:3.3-V 10Base-T/100Base-TX Integrated PHYceiver |
发布紧急采购，3分钟左右您将得到回复。