参数资料
型号: ICS1893BKLF
厂商: IDT, Integrated Device Technology Inc
文件页数: 83/133页
文件大小: 0K
描述: PHYCEIVER LOW PWR 3.3V 56-VQFN
标准包装: 260
系列: PHYceiver™
类型: PHY 收发器
规程: MII
电源电压: 3.14 V ~ 3.47 V
安装类型: 表面贴装
封装/外壳: 56-VFQFN 裸露焊盘
供应商设备封装: 56-VFQFP-EP(8x8)
包装: 管件
其它名称: 1893BKLF
800-1019
Chapter 7 Management Register Set
ICS1893BF, Rev. F, 5/13/10
May, 2010
53
ICS1893BF Data Sheet Rev. F - Release
Copyright 2009, IDT, Inc.
All rights reserved.
7.2 Register 0: Control Register
Table 7-5 lists the bits for the Control Register, a 16-bit register used to establish the basic operating modes
of the ICS1893BF.
The Control Register is accessible through the MII Management Interface.
Its operation is independent of the MAC Interface configuration.
It is fully compliant with the ISO/IEC Control Register definition.
Note: For an explanation of acronyms used in Table 7-5, see Chapter 1, “Abbreviations and Acronyms”.
Whenever the PHY address of Table 7-16:
Is equal to 00000 (binary), the Isolate bit 0.10 is logic one.
Is not equal to 00000, the Isolate bit 0.10 is logic zero.
As per the IEEE Std 802.3u, during any write operation to any bit in this register, the STA must write the default value
to all Reserved bits.
7.2.1 Reset (bit 0.15)
This bit controls the software reset function. Setting this bit to logic one initiates an ICS1893BF software
reset during which all Management Registers are set to their default values and all internal state machines
are set to their idle state. For a detailed description of the software reset process, see Section 4.1.2.3,
During reset, the ICS1893BF leaves bit 0.15 set to logic one and isolates all STA management register
accesses. However, the reset process is not complete until bit 0.15 (a Self-Clearing bit), is set to logic zero,
which indicates the reset process is terminated.
Table 7-5. Control Register (Register 0 [0x00]
Bit
Definition
When Bit = 0
When Bit = 1
Ac-
cess
SF
De-
fault
Hex
0.15
Reset
No effect
ICS1893BF enters Reset
mode
R/W
SC
0
3
0.14
Loopback enable
Disable Loopback mode
Enable Loopback mode
R/W
0
0.13
Data rate select
10 Mbps operation
100 Mbps operation
R/W
1
0.12
Auto-Negotiation enable
Disable Auto-Negotiation Enable Auto-Negotiation
R/W
1
0.11
Low-power mode
Normal power mode
Low-power mode
R/W
0
0/4
0.10
Isolate
No effect
Isolate ICS1893BF from
MII
R/W
0/1
0.9
Auto-Negotiation restart
No effect
Restart Auto-Negotiation
R/W
SC
0
0.8
Duplex mode
Half-duplex operation
Full-duplex operation
R/W
0
0.7
Collision test
No effect
Enable collision test
R/W
0
0.6
IEEE reserved
Always 0
N/A
RO
0
0.5
IEEE reserved
Always 0
N/A
RO
0
0.4
IEEE reserved
Always 0
N/A
RO
0
0.3
IEEE reserved
Always 0
N/A
RO
0
0.2
IEEE reserved
Always 0
N/A
RO
0
0.1
IEEE reserved
Always 0
N/A
RO
0
0.0
IEEE reserved
Always 0
N/A
RO
0
相关PDF资料
PDF描述
VE-26V-IX-B1 CONVERTER MOD DC/DC 5.8V 75W
VI-B6Y-MY CONVERTER MOD DC/DC 3.3V 33W
VE-26T-IX-B1 CONVERTER MOD DC/DC 6.5V 75W
IDT72261LA20PFI IC FIFO 8192X18 LP 20NS 64QFP
ICS1894K-32LF PHYCEIVER LOW PWR 3.3V 32QFN
相关代理商/技术参数
参数描述
ICS1893BKLFT 功能描述:PHYCEIVER LOW PWR 3.3V 56-VQFN RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:PHYceiver™ 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:带卷 (TR)
ICS1893BKT 功能描述:PHYCEIVER LOW PWR 3.3V 56-VQFN RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:PHYceiver™ 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:带卷 (TR)
ICS1893BRIEF 制造商:ICS 制造商全称:ICS 功能描述:3.3-V 10Base-T/100Base-TX Integrated PHYceiver
ICS1893BY-10 功能描述:PHYCEIVER LOW PWR 3.3V 64-TQFP RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:PHYceiver™ 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
ICS1893BY-10LF 功能描述:PHYCEIVER LOW PWR 3.3V 64-TQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:PHYceiver™ 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:带卷 (TR)