- 您现在的位置：买卖IC网 > PDF目录65529 > ICS507M-02ILFT 185 MHz, OTHER CLOCK GENERATOR, PDSO16 PDF资料下载
参数资料
| 型号： | ICS507M-02ILFT |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 185 MHz, OTHER CLOCK GENERATOR, PDSO16 |
| 封装： | 0.150 INCH, SOIC-16 |
| 文件页数： | 4/5页 |
| 文件大小： | 72K |
| 代理商： | ICS507M-02ILFT |
ICS507-01/02
PECL Clock Synthesizer
MDS 507 G
4
Revision 022002
Integrated Circuit Systems, Inc. 525 Race Street San Jose CA 95126 (408)295-9800tel www.icst.com
Applications
High Frequency Differential PECL Oscillators: The ICS507 plus a low frequency, fundamental mode crystal
can build a high frequency differential output oscillator. For example, a 10 MHz crystal connected to the ICS507 with
the 12X output selected (S1=0, S0=1) produces a 120 MHz PECL output clock.
High Frequency VCXO: The bandwidth of the PLL is guaranteed to be greater than 10 kHz. This means that the
PLL will track any modulation on the input with a frequency of less than 10 kHz. By using this property, a low
frequency VCXO can be built, and the output can then be multiplied with the ICS507 to give a high frequency output,
thereby producing a high frequency VCXO.
High Frequency TCXO: Extending the previous application, an inexpensive, low frequency TCXO can be built
and the output frequency can be multiplied using the ICS507. Since the output of the chip is phase-locked to the
input, the ICS507 has no temperature dependence, and the temperature coefficient of the combined system is the
same as that of the low frequency TCXO.
Decoupling and External Components
The ICS507 requires a 0.01F decoupling capacitor to be connected between VDD and GND on pins 2 and 5. It
must be connected close to the ICS507. Other VDD and GND connections should be connected to those pins, or
to the VDD and GND planes on the board. A resistor must be connected between the RES (pin 10) and VDD.
Another four resistors are needed for the PECL outputs as shown on the block diagram on page 1. Suggested
values of these resistors are shown in the Block Diagram, but they can be varied to change the differential pair
output swing, and the DC level; refer to MAN09.
相关PDF资料 |
PDF描述 |
|---|---|
| ICS507M-02IT | 185 MHz, OTHER CLOCK GENERATOR, PDSO16 |
| ICS507M-02IT | 185 MHz, OTHER CLOCK GENERATOR, PDSO16 |
| ICS511MI | 160 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS511MILF | 160 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS512MLFT | 200 MHz, OTHER CLOCK GENERATOR, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS507M-02IT | 制造商:ICS 制造商全称:ICS 功能描述:PECL Clock Synthesizer |
| ICS507-XX | 制造商:ICS 制造商全称:ICS 功能描述:PECL Clock Synthesizer |
| ICS508 | 制造商:ICS 制造商全称:ICS 功能描述:PECL to CMOS Converter |
| ICS508-DPK | 制造商:ICS 制造商全称:ICS 功能描述:PECL to CMOS Converter |
| ICS508-DWF | 制造商:ICS 制造商全称:ICS 功能描述:PECL to CMOS Converter |
发布紧急采购，3分钟左右您将得到回复。