参数资料
型号: ICS81006AKLFT
厂商: IDT, Integrated Device Technology Inc
文件页数: 4/17页
文件大小: 0K
描述: IC VCXO TO 6 LVCMOS OUT 20VFQFPN
标准包装: 2,500
系列: HiPerClockS™
类型: 压控晶体振荡器(VCXO)
PLL:
输入: 晶体
输出: LVCMOS,LVTTL
电路数: 1
比率 - 输入:输出: 1:6
差分 - 输入:输出: 无/无
频率 - 最大: 31.25MHz
除法器/乘法器: 是/无
电源电压: 1.6 V ~ 3.465 V
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 20-VFQFN 裸露焊盘
供应商设备封装: 20-VFQFPN(4x4)
包装: 带卷 (TR)
其它名称: 81006AKLFT
IDT / ICS VCXO-TO-LVCMOS OUTPUTS
12
ICS81006AK REV. B OCTOBER 8, 2008
ICS81006
VCXO-TO-6 LVCMOS OUTPUTS
FIGURE 3. P.C.ASSEMBLY FOR EXPOSED PAD THERMAL RELEASE PATH –SIDE VIEW (DRAWING NOT TO SCALE)
VFQFN EPAD THERMAL RELEASE PATH
In order to maximize both the removal of heat from the package
and the electr ical perfor mance, a land patter n must be
incorporated on the Printed Circuit Board (PCB) within the footprint
of the package corresponding to the exposed metal pad or
exposed heat slug on the package, as shown in
Figure 3. The
solderable area on the PCB, as defined by the solder mask, should
be at least the same size/shape as the exposed pad/slug area on
the package to maximize the thermal/electrical performance.
Sufficient clearance should be designed on the PCB between the
outer edges of the land pattern and the inner edges of pad pattern
for the leads to avoid any shorts.
While the land pattern on the PCB provides a means of heat
transfer and electrical grounding from the package to the board
through a solder joint, thermal vias are necessary to effectively
conduct from the surface of the PCB to the ground plane(s). The
land pattern must be connected to ground through these vias.
The vias act as “heat pipes”. The number of vias (i.e. “heat pipes”)
are application specific and dependent upon the package power
dissipation as well as electrical conductivity requirements. Thus,
thermal and electrical analysis and/or testing are recommended
to determine the minimum number needed. Maximum thermal
and electrical performance is achieved when an array of vias is
incorporated in the land pattern. It is recommended to use as
many vias connected to ground as possible. It is also
recommended that the via diameter should be 12 to 13mils (0.30
to 0.33mm) with 1oz copper via barrel plating. This is desirable to
avoid any solder wicking inside the via during the soldering process
which may result in voids in solder between the exposed pad/
slug and the thermal land. Precautions should be taken to
eliminate any solder voids between the exposed heat slug and
the land pattern. Note: These recommendations are to be used
as a guideline only. For further information, refer to the Application
Note on the
Surface Mount Assembly of Amkor’s Thermally/
Electrically Enhance Leadfame Base Package, Amkor Technology.
THERMAL VIA
LAND PATTERN
SOLDER
PIN
SOLDER
PIN PAD
PIN
GROUND PLANE
EXPOSED HEAT SLUG
(GROUND PAD)
相关PDF资料
PDF描述
ICS810525AGILF IC VCXO-LVCMOS/LVTTL 16-TSSOP
ICS813076CYILF IC VCXO-PLL WIRELESS 64-TQFP
ICS813078BYILF IC VCXO PLL WIRELESS 64TQFP
ICS813323BGLF IC ATTENUATOR/MULTIPLIER 24TSSOP
ICS840002AGLF IC FREQ SYNTHESIZER 16-TSSOP
相关代理商/技术参数
参数描述
ICS81006AKT 制造商:ICS 制造商全称:ICS 功能描述:VCXO-TO-6 LVCMOS OUTPUTS
ICS81006I 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:VCXO-TO-LVCMOS OUTPUTS
ICS810-06I 制造商:ICS 制造商全称:ICS 功能描述:VCXO-TO-6 LVCMOS OUTPUTS
ICS810251AGI-08LF 功能描述:IC VCXO SYNC ETH ATTEN 16TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:1,000 系列:- 类型:时钟/频率合成器,扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP(8x8) 包装:带卷 (TR) 其它名称:844S012AKI-01LFT
ICS810251AGI-08LFT 功能描述:IC VCXO ATTEN SYNC ETH 16TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:1,000 系列:- 类型:时钟/频率合成器,扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP(8x8) 包装:带卷 (TR) 其它名称:844S012AKI-01LFT