参数资料
型号: ICS8731CY-01T
元件分类: 时钟及定时
英文描述: PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48
封装: 7 X 7 MM, 1.40 MM HEIGHT, MS-026, LQFP-48
文件页数: 2/16页
文件大小: 531K
代理商: ICS8731CY-01T
8731CY-01
www.icst.com/products/hiperclocks.html
REV. A JUNE 6, 2006
10
Integrated
Circuit
Systems, Inc.
ICS8731-01
LOW SKEW, 1-TO-11 DIFFERENTIAL-TO-3.3V LVPECL
CLOCK MULTIPLIER / ZERO DELAY BUFFER
Zo = 50
To Logic
Input
pins
U1
8731-01
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
36
35
34
33
32
31
30
29
28
27
26
25
48
47
46
45
44
43
42
41
40
39
38
37
MR
VC
C
O
Q8
nQ
8
Q9
nQ
9
VEE
Q
10/
Q
F
B
nQ
10/
nQ
F
B
VC
C
O
FB
_
IN
nF
B
_I
N
nc
VEE
VCC
FB_SEL0
FB_SEL1
nREF_CLK
REF_CLK
VEE
VCCA
DIV_SEL0
DIV_SEL1
DIV_SEL2
VC
C
O
nQ
3
Q3
nQ
2
Q2
VEE
nQ
1
Q1
nQ
0
Q0
VC
C
O
nc
VCCO
nQ7
Q7
nQ6
Q6
VEE
nQ5
Q5
nQ4
Q4
VCCO
PLL_SEL
R5
50
R10
50
(U1-26)
VCC
+
-
C4
0.1uF
C16
10uF
C5
0.1uF
C1
0.1uF
R9
50
Bypass capacitors located near the power pins
Zo = 50
C3
0.1uF
C2
0.1uF
(U1-10)
VCC=3.3V
VCCA
C11
0.1uF
(U1-48)
VCC
R2
50
R4
50
Set Logic
Input to
'1'
VCCO=3.3V
VCCO
R1
50
RD1
SPARE
VCCO
3.3V
Zo = 50
R8
50
Zo = 50
C6
0.1uF
VCC
Logic Input Pin Examples
RU1
1K
RD2
1K
(U1-38)
R13
10
R3
50
+
-
R6
50
(U1-36)
R7
50
RU2
SPARE
C11
0.1uF
R11
50
VCC
LVPECL
(U1-2)
Set Logic
Input to
'0'
Zo = 50
To Logic
Input
pins
R12
50
SCHEMATIC EXAMPLE
Figure 5 shows an application schematic example of the
ICS8731-01. This schematic provides examples of input and
output handling. The input can accept various types of differen-
tial signal. This example shows the ICS8731-01 input driven by
a 3.3V LVPECL driver. Additional examples for the input driven
by other types of drivers are shown in the application section of
FIGURE 5. APPLICATION SCHEMATIC EXAMPLE
this data sheet. The ICS8731-01 outputs are LVPECL driver. In
this example, we assume the traces are long transmission line
and the receiver is high input impedance without built-in matched
load. An example of 3.3V LVPECL termination is shown in this
schematic. Additional termination approaches are shown in the
LVPECL Termination Application Note.
相关PDF资料
PDF描述
ICS87322BYIT 87322 SERIES, LOW SKEW CLOCK DRIVER, 15 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52
ICS8735AYI-31 8735 SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
ICS8735AYI-31T 8735 SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
ICS8735AYI-31 8735 SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
ICS874002AG-02LFT 874002 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20
相关代理商/技术参数
参数描述
ICS87321AMI 功能描述:IC CLK GEN /1 /2 DIFF 8-SOIC RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:HiPerClockS™ 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML,PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘,16-MLF? 供应商设备封装:16-MLF?(3x3) 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND
ICS87321AMILF 功能描述:IC CLK GEN /1 /2 DIFF 8SOIC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:HiPerClockS™ 标准包装:1,000 系列:- 类型:时钟/频率合成器,扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP(8x8) 包装:带卷 (TR) 其它名称:844S012AKI-01LFT
ICS87321AMILFT 功能描述:IC CLK GEN /1 /2 DIFF 8SOIC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:HiPerClockS™ 标准包装:1,000 系列:- 类型:时钟/频率合成器,扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP(8x8) 包装:带卷 (TR) 其它名称:844S012AKI-01LFT
ICS87322BYILF 功能描述:IC CLK GEN /1 /2 DIFF 52-LQFP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:HiPerClockS™ 标准包装:1,000 系列:- 类型:时钟/频率合成器,扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP(8x8) 包装:带卷 (TR) 其它名称:844S012AKI-01LFT
ICS87322BYILFT 功能描述:IC CLK GEN 15 LVPECL OTPT 52LQFP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:HiPerClockS™ 标准包装:1,000 系列:- 类型:时钟/频率合成器,扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP(8x8) 包装:带卷 (TR) 其它名称:844S012AKI-01LFT