- 您现在的位置：买卖IC网 > PDF目录65533 > ICS9112CM-18LFT (INTEGRATED DEVICE TECHNOLOGY INC) PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 PDF资料下载
参数资料
| 型号： | ICS9112CM-18LFT |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| 封装： | 0.150 INCH, SOIC-16 |
| 文件页数： | 2/5页 |
| 文件大小： | 84K |
| 代理商： | ICS9112CM-18LFT |
ZERO DELAY, LOW SKEW BUFFER
MDS 9112CM-18 B
2
Revision 021903
Int egrat ed C i rcuit Syste ms q 525 R a ce S t r eet, San Jose, CA 95126 q t e l (40 8 ) 295 -9800 q
w w w. icst . c om
ICS9112CM-18
Pin Assignment
Feedback Configuration Table
Output Clock Mode Select Table
Pin Descriptions
1
2
3
GND
4
CLKA1
5
6
CLKA4
7
8
CLKA3
VDD
CLKB3
CLKB2
FBIN
CLKB1
S1
CLKA2
16
CLKIN
VDD
S2
CLKB4
GND
15
14
13
12
11
10
9
16 Pin (150 mil) SOIC
Feedback From
CLKA1:A4
CLKB1:B4
Bank A
CLKIN
CLKIN/2
Bank B
2XCLKIN
CLKIN
S2
S1
Clocks A1:A4
Clocks B1:B4
Internet Generation
PLL Status
0
Tri-state (high impedance)
None
On
0
1
Running
Tri-state (high impedance)
PLL
On
1
0
Running
Buffer only (no zero delay)
Off
1
Running
PLL
On
Pin
Number
Pin
Name
Pin
Type
Pin Description
1
CLKIN
Input
Clock input. Connect to input clock source.
2 - 3
CLKA1:A4
Output
Clock A bank of four outputs.
4
VDD
Power
Power supply. Connect pin to same voltage as pin 13 (either 3.3V or 5V).
5
GND
Power
Connect to ground.
6 - 7
CLKB1:B4
Output
Clock B bank of four outputs. These are low skew divide by two of bank A.
8
S2
Input
Select input 2. Selects mode for outputs per table above.
9
S1
Input
Select input 1. Selects mode for outputs per table above.
10 - 11
CLKB1:B4
Output
Clock B bank of four outputs. These are low skew divide by two of bank A.
12
GND
Power
Connect to ground.
13
VDD
Power
Power supply. Connect pin to same voltage as pin 4 (either 3.3V or 5V).
14 - 15
CLKA1:A4
Output
Clock A bank of four outputs.
16
FBIN
Input
Feedback input. Determines outputs per table above.
相关PDF资料 |
PDF描述 |
|---|---|
| ICS9112CM-18 | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| ICS9112M-16LF | 91 SERIES, LOW SKEW CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS9112M-16 | 91 SERIES, LOW SKEW CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS9112M-16-T | LOW SKEW CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS9112M-16LF | 91 SERIES, LOW SKEW CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS9112M-06 | 制造商:Integrated Device Technology Inc 功能描述: |
| ICS9112M-07 | 制造商:ICS 制造商全称:ICS 功能描述:Low Skew Output Buffer |
| ICS9112M-22 | 功能描述:IC CLK BUFFER DVR 133MHZ 8-SOIC RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟缓冲器，驱动器 系列:- 标准包装:74 系列:- 类型:扇出缓冲器（分配） 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 输入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 输出:HCSL，LVDS 频率 - 最大:400MHz 电源电压:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN（5x5） 包装:管件 |
| ICS9112M-31 | 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator for Fibre Channel Systems |
| ICS9112M-32 | 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator for Fibre Channel Systems |
发布紧急采购，3分钟左右您将得到回复。