- 您现在的位置：买卖IC网 > PDF目录65534 > ICS9112YG-16-T (INTEGRATED DEVICE TECHNOLOGY INC) PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 PDF资料下载
参数资料
| 型号： | ICS9112YG-16-T |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| 封装： | 4.40 MM, 0.65 MM PITCH, MO-153, TSSOP-8 |
| 文件页数： | 1/8页 |
| 文件大小： | 73K |
| 代理商： | ICS9112YG-16-T |
Integrated
Circuit
Systems, Inc.
General Description
Features
ICS9112-16
0047H—09/01/04
Block Diagram
Low Skew Output Buffer
Pin Configuration
Zero input - output delay
Frequency range 25 - 133 MHz (3.3V)
High loop filter bandwidth ideal for Spread
Spectrum applications.
Less than 200 ps Jitter between outputs
Skew controlled outputs
Skew less than 250 ps between outputs
Available in 8 pin 150 mil SOIC
or 173 mil TSSOP package.
3.3V ±10% operation
The ICS9112-16 is a high performance, low skew, low jitter
clock driver. It uses a phase lock loop (PLL) technology
to align, in both phase and frequency, the REF input with
the CLKOUT signal. It is designed to distribute high speed
clocks in PC systems operating at speeds from 25 to
133 MHz.
ICS9112-16 is a zero delay buffer that provides
synchronization between the input and output. The
synchronization is established via CLKOUT feed back to
the input of the PLL. Since the skew between the input and
output is less than +/- 350 pS, the part acts as a zero delay
buffer.
The ICS9112-16 comes in an eight pin 150 mil SOIC or 173
mil TSSOP package. It has five output clocks. In the
absence of REF input, will be in the power down mode. In
this mode, the PLL is turned off and the output buffers are
pulled low. Power down mode provides the lowest power
consumption for a standby condition.
8 pin SOIC, TSSOP
相关PDF资料 |
PDF描述 |
|---|---|
| ICS9112YG-27LF-T | LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS9112YG-27LF-T | LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS9112YM-17-T | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| ICS9112YM-17-T | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| ICS9112YF-17-T | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS9112YG-26-T | 制造商:ICS 制造商全称:ICS 功能描述:Low Skew Output Buffer |
| ICS9112YM-17-T | 制造商:ICS 制造商全称:ICS 功能描述:Low Skew Output Buffer |
| ICS9112YM-27-T | 制造商:ICS 制造商全称:ICS 功能描述:Low Skew PCI / PCI-X Buffer |
| ICS9112YM-28LF-T | 制造商:ICS 制造商全称:ICS 功能描述:Low Skew Output Buffer |
| ICS9117-01 | 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator for Modem Systems |
发布紧急采购，3分钟左右您将得到回复。