- 您现在的位置：买卖IC网 > PDF目录67705 > ICS9148F-18LF 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 PDF资料下载
参数资料
| 型号： | ICS9148F-18LF |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| 封装： | 0.209 INCH, SSOP-28 |
| 文件页数： | 7/12页 |
| 文件大小： | 285K |
| 代理商： | ICS9148F-18LF |
4
ICS9148-18
Power Management
ICS9148-18 Power Management Requirements
Clock Enable Configuration
Full clock cycle timing is guaranteed at all times after the system has initially powered up except where noted. During power
up and power down operations using the PD# pin will not cause clocks of a short or longer pulse than that of the running clock.
The first clock pulse coming out of a stopped clock condition may be slightly distorted due to clock network charging circuitry.
Board routing and signal loading may have a large impact on the initial clock distortion also.
Notes.
1. Clock on latency is defined from when the clock enable goes active to when the first valid clock comes out of the device.
2. Clock off latency is defined from when the clock enable goes inactive to when the last clock is driven low out of the device.
3. Power up latency is when PD# goes inactive (high) to when the first valid clocks are output by the device.
4. Power down has controlled clock counts applicable to CPUCLK, PCICLK only.
The REF and IOAPIC will be stopped independant of these.
L
A
N
G
I
SE
T
A
T
S
L
A
N
G
I
S
y
c
n
e
t
a
L
e
r
f
o
s
e
g
d
e
g
n
i
s
i
r
f
o
.
o
N
K
L
C
I
C
P
g
n
i
n
u
r
#
P
O
T
S
_
U
P
C)
d
e
l
b
a
s
i
D
(
0
2
1
)
d
e
l
b
a
n
E
(
1
#
P
O
T
S
_
I
C
P)
d
e
l
b
a
s
i
D
(
0
2
1
)
d
e
l
b
a
n
E
(
1
#
D
P
l
a
m
r
o
N
(
1
)
n
o
i
t
a
r
e
p
O
3
s
m
3
)
n
w
o
D
r
e
w
o
P
(
0
4
x
a
m
2
-
O
T
S
_
U
P
C
#
P
#
P
O
T
S
_
I
C
P
-
W
D
_
R
W
P
#
N
K
L
C
U
P
CK
L
C
I
C
PF
E
Rl
a
t
s
y
r
Cs
O
C
V
XX
0
w
o
Lw
o
Ld
e
p
o
t
Sf
f
Of
f
O
00
1
w
o
Lw
o
Lg
n
i
n
u
Rg
n
i
n
u
Rg
n
i
n
u
R
01
1
w
o
Lz
H
M
3
.
3
3g
n
i
n
u
Rg
n
i
n
u
Rg
n
i
n
u
R
10
1
z
H
M
6
.
6
/
0
1w
o
Lg
n
i
n
u
Rg
n
i
n
u
Rg
n
i
n
u
R
11
1
z
H
M
6
.
6
/
0
1z
H
M
3
.
3
3g
n
i
n
u
Rg
n
i
n
u
Rg
n
i
n
u
R
相关PDF资料 |
PDF描述 |
|---|---|
| ICS9148F-25 | 83.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS9148F-32 | 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS9148F-58LF | 133.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS9148F-58LF | 133.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS9148F-58 | 133.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS9148F-20 | 制造商:ICS 制造商全称:ICS 功能描述:Pentium/ProTM System Clock Chip |
| ICS9148F25 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Industrial Control IC |
| ICS9148F-25 | 功能描述:IC CLK SYNTHESIZER CHIP 48-SSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:28 系列:- 类型:时钟/频率发生器 PLL:是 主要目的:Intel CPU 服务器 输入:时钟 输出:LVCMOS 电路数:1 比率 - 输入:输出:3:22 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:64-TFSOP （0.240"，6.10mm 宽） 供应商设备封装:64-TSSOP 包装:管件 |
| ICS9148F-25T | 功能描述:IC CLK SYNTHESIZER CHIP 48-SSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:28 系列:- 类型:时钟/频率发生器 PLL:是 主要目的:Intel CPU 服务器 输入:时钟 输出:LVCMOS 电路数:1 比率 - 输入:输出:3:22 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:64-TFSOP （0.240"，6.10mm 宽） 供应商设备封装:64-TSSOP 包装:管件 |
| ICS9148F-26 | 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator & Integrated Buffers for PENTIUM/ProTM |
发布紧急采购，3分钟左右您将得到回复。