- 您现在的位置：买卖IC网 > PDF目录136444 > ICS9148YF-111 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 PDF资料下载
参数资料
| 型号： | ICS9148YF-111 |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封装： | 0.300 INCH, SSOP-48 |
| 文件页数： | 14/18页 |
| 文件大小： | 545K |
| 代理商： | ICS9148YF-111 |
5
ICS9148-111
Third party brands and names are the property of their respective owners.
Bit
PWD
Bit6 Bit5 Bit4
CPU Clock
PCI
AGP
111
100
33.33
66.67
110
95.25
31.75
63.50
101
83.3
33.30
66.60
100
75
30.00
60.00
011
91.5
30.50
61.00
010
96.22
32.07
64.15
001
66.8
33.40
66.80
000
60
30.00
60.00
Description
Must be 0 for normal operation
0 -- +/- 0.25% Spread Spectrum Modulation
1 -- +/- 0.6% Spread Spectrum Modulation
Bit 7
Bit 3
Bit 2
0
Note 1
Bit 6:4
0 - Running
0 - Frequency is selected by hardware select, Latched inputs
1 - Frequency is selected by Bit 6:4 (above)
Must be 0 for normal operation
0 - Spread Spectrum center spread type.
Bit 1
Bit 0
1 - Tristate all outputs
0
1 - Spread Spectrum down spread type.
0 - Normal
1 - Spread Spectrum Enabled
Byte0: Functionality and Frequency Select Register (default = 0)
Serial Configuration Command Bitmap
Note 1. Default at Power-up will be for latched logic inputs to define frequency. Bits 4, 5, 6 are default to 000, and if
bit 3 is written to a 1 to use Bits 6:4, then these should be defined to desired frequency at same write cycle.
Note: PWD = Power-Up Default
Byte 1: CPU, Active/Inactive Register
(1 = enable, 0 = disable)
Notes:
1. Inactive means outputs are held LOW and are disabled
from switching.
Notes:
1. Inactive means outputs are held LOW and are disabled
from switching.
t
i
B#
n
i
PD
W
Pn
o
i
t
p
i
r
c
s
e
D
7
t
i
B-
1
)
d
e
v
r
e
s
e
R
(
6
t
i
B-
1
)
d
e
v
r
e
s
e
R
(
5
t
i
B-
1
)
d
e
v
r
e
s
e
R
(
4
t
i
B0
41
)
t
c
a
n
I
/
t
c
A
(
2
1
M
A
R
D
S
3
t
i
B-
1
)
d
e
v
r
e
s
e
R
(
2
t
i
B1
41
)
t
c
a
n
I
/
t
c
A
(
2
K
L
C
U
P
C
1
t
i
B3
41
)
t
c
a
n
I
/
t
c
A
(
1
K
L
C
U
P
C
0
t
i
B4
41
)
t
c
a
n
I
/
t
c
A
(
0
K
L
C
U
P
C
t
i
B#
n
i
PD
W
Pn
o
i
t
p
i
r
c
s
e
D
7
t
i
B-
1
)
d
e
v
r
e
s
e
R
(
6
t
i
B7
1
)
t
c
a
n
I
/
t
c
A
(
F
_
K
L
C
I
C
P
5
t
i
B-
1
)
d
e
v
r
e
s
e
R
(
4
t
i
B3
11
)
t
c
a
n
I
/
t
c
A
(
4
K
L
C
I
C
P
3
t
i
B2
11
)
t
c
a
n
I
/
t
c
A
(
3
K
L
C
I
C
P
2
t
i
B1
11
)
t
c
a
n
I
/
t
c
A
(
2
K
L
C
I
C
P
1
t
i
B0
11
)
t
c
a
n
I
/
t
c
A
(
1
K
L
C
I
C
P
0
t
i
B8
1
)
t
c
a
n
I
/
t
c
A
(
0
K
L
C
I
C
P
Byte 2: PCI Active/Inactive Register
(1 = enable, 0 = disable)
相关PDF资料 |
PDF描述 |
|---|---|
| IS80C52-24PL | 8-BIT, MROM, 24 MHz, MICROCONTROLLER, PQCC44 |
| IBM25NPE405H-3DA266C | 32-BIT, 266 MHz, RISC PROCESSOR, PBGA580 |
| ICS2494AN-XXX | 135 MHz, VIDEO CLOCK GENERATOR, PDIP20 |
| ICS9250YF-23 | 166.67 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| ICS9250YF-PPP-T | 149.69 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS9148YF-12 | 制造商:ICS 制造商全称:ICS 功能描述:Pentium/ProTM System Clock Chip |
| ICS9148YF-17-T | 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator & Integrated Buffers for PENTIUM/ProTM |
| ICS9148YF-36 | 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator & Integrated Buffers for PENTIUM/ProTM |
| ICS9148YF-46 | 制造商:ICS 制造商全称:ICS 功能描述:Pentium/ProTM System Clock Chip |
| ICS9148YF-60 | 制造商:ICS 制造商全称:ICS 功能描述:Pentium/ProTM System Clock Chip |
发布紧急采购，3分钟左右您将得到回复。