参数资料
型号: ICS9148YF-111
元件分类: 时钟产生/分配
英文描述: 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
封装: 0.300 INCH, SSOP-48
文件页数: 2/18页
文件大小: 545K
代理商: ICS9148YF-111
10
ICS9148-111
Third party brands and names are the property of their respective owners.
CPU_STOP# Timing Diagram
CPU_STOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPU clocks for low power operation.
CPU_STOP# is synchronized by the ICS9148-111. The minimum that the CPU clock is enabled (CPU_STOP# high pulse) is 100
CPU clocks. All other clocks will continue to run while the CPU clocks are disabled. The CPU clocks will always be stopped in
a low state and start in such a manner that guarantees the high pulse width is a full pulse. CPU clock on latency is less than 4
CPU clocks and CPU clock off latency is less than 4 CPU clocks.
Notes:
1. All timing is referenced to the internal CPU clock.
2. CPU_STOP# is an asynchronous input and metastable conditions may exist. This signal is synchronized
to the CPU clocks inside the ICS9148-111.
3. All other clocks continue to run undisturbed. (including SDRAM outputs).
相关PDF资料
PDF描述
IS80C52-24PL 8-BIT, MROM, 24 MHz, MICROCONTROLLER, PQCC44
IBM25NPE405H-3DA266C 32-BIT, 266 MHz, RISC PROCESSOR, PBGA580
ICS2494AN-XXX 135 MHz, VIDEO CLOCK GENERATOR, PDIP20
ICS9250YF-23 166.67 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
ICS9250YF-PPP-T 149.69 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
相关代理商/技术参数
参数描述
ICS9148YF-12 制造商:ICS 制造商全称:ICS 功能描述:Pentium/ProTM System Clock Chip
ICS9148YF-17-T 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator & Integrated Buffers for PENTIUM/ProTM
ICS9148YF-36 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator & Integrated Buffers for PENTIUM/ProTM
ICS9148YF-46 制造商:ICS 制造商全称:ICS 功能描述:Pentium/ProTM System Clock Chip
ICS9148YF-60 制造商:ICS 制造商全称:ICS 功能描述:Pentium/ProTM System Clock Chip