- 您现在的位置：买卖IC网 > PDF目录67705 > ICS9148YF-37LF-T (INTEGRATED DEVICE TECHNOLOGY INC) 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 PDF资料下载
参数资料
| 型号： | ICS9148YF-37LF-T |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封装： | 0.300 INCH, LEAD FREE, MO-118, SSOP-48 |
| 文件页数： | 1/16页 |
| 文件大小： | 425K |
| 代理商： | ICS9148YF-37LF-T |
Integrated
Circuit
Systems, Inc.
General Description
Features
ICS9148-37
0143G—08/04/04
Block Diagram
Frequency Generator & Integrated Buffers for PENTIUM/ProTM
Pin Configuration
Generates the following system clocks:
- 4 CPU(2.5V/3.3V) upto 100MHz.
- 6 PCI(3.3V) @ 33.3MHz
- 2AGP(3.3V) @ 2 x PCI
- 12 SDRAMs(3.3V) @ either CPU or AGP
- 2 REF (3.3V) @ 14.318MHz
Skew characteristics:
- CPU – CPU<250ps
- SDRAM – SDRAM < 250ps
- CPU – SDRAM < 250ps
- CPU–AGP: < 1ns
- CPU(early) – PCI : 1-4ns
Supports Spread Spectrum modulation +0.25, ±0.6%
Serial I
2C interface for Power Management,
Frequency Select, Spread Spectrum.
Efficient Power management scheme through PCI and
CPU STOP CLOCKS.
Uses external 14.318MHz crystal
48 pin 300mil SSOP.
48-Pin SSOP
Power Groups
VDD1 = REF (0:1), X1, X2
VDD2 = PCICLK_F, PCICLK(0:5)
VDD3 = SDRAM (0:11), supply for PLL core,
24 MHz, 48MHz
VDD4 = AGP (0:1)
VDDL = CPUCLK (0:3)
* Internal Pull-up Resistor of
240K to 3.3V on indicated inputs
The ICS9148-37 is the single chip clock solution for
Desktop/Notebook designs using the VIA MVP3 style
chipset. It provides all necessary clock signals for such a
system.
Spread spectrum may be enabled through I
2Cprogramming.
Spread spectrum typically reduces system EMI by 8dB to
10dB.This simplifies EMI qualification without resorting to
board design iterations or costly shielding.The ICS9148-
37 employs a proprietary closed loop design, which tightly
controls the percentage of spreading over process and
temperature variations.
Serial programming I
2C interface allows changing functions,
stop clock programming and frequency selection. The
SD_SEL latched input allows the SDRAM frequency to
follow the CPUCLK frequency(SD_SEL=1) or the AGP
clock frequency(SD_SEL=0)
相关PDF资料 |
PDF描述 |
|---|---|
| ICS9148YF-82LF | 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS91718YGLF-T | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS91730YMLF-T | PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS9179YG-03LF-T | 9179 SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| ICS9179YF-03-T | 9179 SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS9148YF-46 | 制造商:ICS 制造商全称:ICS 功能描述:Pentium/ProTM System Clock Chip |
| ICS9148YF-60 | 制造商:ICS 制造商全称:ICS 功能描述:Pentium/ProTM System Clock Chip |
| ICS9148YF-82 | 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator & Integrated Buffers for PENTIUM/ProTM |
| ICS9150-01 | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:Pentium Pro? and SDRAM Frequency Generator |
| ICS9150-02 | 制造商:ICS 制造商全称:ICS 功能描述:Pentium Pro™ and SDRAM Frequency Generator |
发布紧急采购，3分钟左右您将得到回复。