参数资料
型号: ICS9169CF-26
元件分类: 时钟产生/分配
英文描述: 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO36
封装: SSOP-36
文件页数: 2/5页
文件大小: 344K
代理商: ICS9169CF-26
2
ICS169C-26
Preliminary Product Preview
Pin Descriptions
PIN NUMBER
PIN NAME
TYPE
DESCRIPTION
1, 7, 13, 27, 33
VDD
PWR
Power for control logic, PLL and output buffers.
2X1
IN
XTAL or external reference frequency input. This input
includes XTAL load capacitance and feedback bias for a 12 -
16 MHz crystal, nominally 14.31818 Mhz.
3
X2
OUT
XTAL output which includes XTAL load capacitance.
4, 10, 16, 23, 30
GND
PWR
Ground for logic, PLL and output buffers.
5, 6, 8, 9, 11, 12, 14, 15
CPU(1:8)
OUT
Processor clock outputs which are a multiple of the input
reference frequency as shown in the table above.
17, 18, 19
FS(1:2)
IN
Frequency multiplier select pins. See table above. These inputs
have internal pull-up devices.
20
BSEL
IN
Selector for synchronous or asynchronous bus operation.
21, 22, 24, 25, 26, 28, 29
BUS(1:7)
OUT
Bus clock outputs.
31
48MHz
OUT
Fixed 48 MHz clock (with 14.318 MHz input).
32
24MHz
OUT
Fixed 24 MHz clock (with 14.318 MHz input).
34, 35, 36
REF(1:3)
OUT
REF is a buffered copy of the crystal oscillator or reference
input clock, nominally 14.31818 Mhz.
相关PDF资料
PDF描述
ICS93720YGLFT PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48
ICS9DB104YGLFT 9DB SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28
ICS9FG108CG-T 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
ICSSSTUAF32868BHLFT 32868 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA176
IDT2309-1HDCGI8 PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
相关代理商/技术参数
参数描述
ICS9169CF-36 制造商:ICS 制造商全称:ICS 功能描述:Low Cost 20-Pin Frequency Generator
ICS9169CF-40 制造商:ICS 制造商全称:ICS 功能描述:System Clock Chip
ICS9169CF-41 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator for PentiumPro⑩ Based Systems
ICS9169CF-46 制造商:未知厂家 制造商全称:未知厂家 功能描述:CPU System Clock Generator
ICS9169CJ-27 制造商:ICS 功能描述: