- 您现在的位置：买卖IC网 > PDF目录67705 > ICS9248YF-110LF (INTEGRATED DEVICE TECHNOLOGY INC) 115 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 PDF资料下载
参数资料
| 型号： | ICS9248YF-110LF |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 115 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封装： | 0.300 INCH, SSOP-48 |
| 文件页数： | 3/14页 |
| 文件大小： | 152K |
| 代理商： | ICS9248YF-110LF |
11
ICS9248-110
Third party brands and names are the property of their respective owners.
Electrical Characteristics - USB, REF
TA = 0 - 70C; VDD = 3.3V +/-5%; CL = 20 pF (unless otherwise specified)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Output Impedance
RDSP2B
1
VO=VDD*(0.5)
20
47
60
Output Impedance
RDSN2B
1
VO=VDD*(0.5)
20
44
60
Output High Voltage
VOH5
IOH = -12 mA
2.4
V
Output Low Voltage
VOL5
IOL = 9 mA
0.4
V
Output High Current
IOH5
VOH = 2.0 V
-22
mA
Output Low Current
IOL5
VOL = 0.8 V
16
mA
Rise Time
1
tr5
1
VOL = 0.4 V, VOH = 2.4 V
2.6
4.0
ns
Fall Time
1
tf5
1
VOH = 2.4 V, VOL = 0.4 V
2.5
4.0
ns
Duty Cycle
1
dt5
1
VT = 1.5 V
45
51
55
%
REF Jitter, Cyl-to-Cyl
tjcyc-cyc5
1
VT = 1.5 V
320
700
ps
1Guaranteed by design, not 100% tested in production.
Electrical Characteristics - CPUCLK (Open Drain)
TA = 0 - 70C; VDD=3.3V +/- 5%; CL = 20 pF (unless otherwise specified)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Output Impedance
ZO
1
VO=VX
60
Output High Voltage
VOH2B
Termination to Vpull-up(external)
1
1.8
V
Output Low Voltage
VOL2B
Termination to Vpull-up(external)
0.8
V
Output Low Current
IOL2B
VOL = 0.3 V
18
mA
Rise Time
1
tr2B
1
VOL = 20% , VOH = 80%
2.4
2.6
ns
Fall Time
1
tf2B
1
VOH = 80%, VOL = 20%
1.2
2.6
ns
Differential voltage-AC
1
VDIF
Note 2
0.4
Vpull-up(ext)
V
Differential voltage-DC
1
VDIF
Note 2
0.2
Vpull-up(ext)
V
Diff Crossover Voltage
1
VX
Note 3
1.1
1.4
1.7
V
Duty Cycle
1
dt2B
1
VT = 50%
44
46
54
%
Skew window
1
tsk2B
1
VT = 50%
40
200
ps
Jitter, Cycle-to-cycle1
tjcyc-cyc2B
1
VT = VX
80
250
ps
Jitter, Absolute1
tjabs2B
1
VT = 50%
120
250
ps
Notes:
1 - Guaranteed by design, not 100% tested in production.
2 - VDIF specifies the minimum input differential voltages (VTR-VCP) required for switching, where VTR is the
"true" input Level and VCP is the "complement" input level.
3 - Vpull-up(external) = 2.7V, Min=Vpull-up(external)/2-150mV; Max=Vpull-up(external)/2 +150mV
相关PDF资料 |
PDF描述 |
|---|---|
| ICS9248YF-126-T | 150 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS9248YF-126LF | 150 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS9248YF-141LF-T | 166.66 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS9248YF-151-T | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS9248YF-151LF-T | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS9248YF-112-T | 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator & Integrated Buffers for Celeron & PII/III⑩ |
| ICS9248YF-114-T | 制造商:ICS 制造商全称:ICS 功能描述:AMD - K7⑩ System Clock Chip |
| ICS9248YF-126-T | 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator & Integrated Buffers for Celeron & PII/III⑩ & K6 |
| ICS9248YF-127-T | 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator & Integrated Buffers for PENTIUM/ProTM |
| ICS9248YF-128 | 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator & Integrated Buffers |
发布紧急采购，3分钟左右您将得到回复。