- 您现在的位置：买卖IC网 > PDF目录67705 > ICS9248YF-72LF 200.01 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 PDF资料下载
参数资料
| 型号： | ICS9248YF-72LF |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 200.01 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封装： | SSOP-48 |
| 文件页数： | 11/12页 |
| 文件大小： | 552K |
| 代理商： | ICS9248YF-72LF |
8
ICS9248-72
Preliminary Product Preview
Absolute Maximum Ratings
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . 7.0V
Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND 0.5 V to VDD +0.5 V
Ambient Operating Temperature . . . . . . . . . . . . 0°C to +70°C
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . 65°C to +150°C
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are
stress specifications only and functional operation of the device at these or any other conditions above those listed in the
operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods
may affect product reliability.
Electrical Characteristics - Input/Supply/Common Output Parameters
TA = 0 - 70C; Supply Voltage VDD = 3.3 V +5%, VDDL=2.5 V+ 5%(unless otherwise stated)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Input High Voltage
VIH
2VDD+0.3
V
Input Low Voltage
VIL
VSS-0.3
0.8
V
Input High Current
IIH
VIN = VDD
-5
5
A
Input Low Current
IIL1
VIN = 0 V; Inputs with no pull-up resistors
A
Input Low Current
IIL2
VIN = 0 V; Inputs with pull-up resistors
A
Operating
IDD3.3OP
CL = 0 pF; Select
mA
Supply Current
Power Down
IDD3.3PD
CL = 0 pF; With input address to Vdd or GND
A
Supply Current
Input frequency
Fi
VDD = 3.3 V;
14.318
MHz
Pin Inductance
Lpin
7nH
Input Capacitance
1
CIN
Logic Inputs
5
pF
Cout
Out put pin capacitance
6
pF
CINX
X1 & X2 pins
27
45
pF
Transition Time
1
Ttrans
To 1st crossing of target Freq.
3
mS
Settling Time
1
Ts
From 1st crossing to 1% target Freq.
mS
Clk Stabilization
1
TSTAB
From VDD = 3.3 V to 1% target Freq.
3
mS
tPZH,tPZH
output enable delay (all outputs)
1
10
nS
tPLZ,tPZH
output disable delay (all outputs)
1
10
nS
1Guarenteed by design, not 100% tested in production.
Delay
Group Offset
Group
Offset
Measurement L oads
Measure Points
CPU to 3V66
0.0-1.5ns CPU leads
C PU @ 20pF, 3V66 @ 30pF
CPU @1.25V, 3V66 @ 1.5V
3V66 to PCI
1.5-4.0ns 3V66 leads
3V66 @ 30pF, PCI @ 30pF
3V66 @ 1.5V, PC I @ 1.5V
CPU to IOAPIC
1.5-4.0ns CPU leads
CPU @ 20pF, IOAPIC @ 20pF
CPU @1.25V, IOAPIC @ 1.5V
No te: 1. All offsets are to be meas ured at rising edges.
相关PDF资料 |
PDF描述 |
|---|---|
| ICS9248YF-87LF | 150 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS9248YF-90LF-T | 132.99 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS9248YF-90LF | 132.99 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS9248YF-95LF | 124 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS9248YF-96LF-T | 150 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS9248YF-73-T | 制造商:ICS 制造商全称:ICS 功能描述:Frequency Timing Generator for Pentium II Systems |
| ICS9248YF-77 | 制造商:ICS 制造商全称:ICS 功能描述:Frequency Timing Generator for PENTIUM II Systems |
| ICS9248YF-78 | 制造商:ICS 制造商全称:ICS 功能描述:Frequency Timing Generator for Pentium II Systems |
| ICS9248YF-80-T | 制造商:ICS 制造商全称:ICS 功能描述:General Purpose 133MHz System Clock |
| ICS9248YF-81 | 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator & Integrated Buffers |
发布紧急采购，3分钟左右您将得到回复。