
8
ICS9250-16
Absolute Maximum Ratings
Core Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . 4.6 V
I/O Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . 3.6V
Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND 0.5 V to VDD +0.5 V
Ambient Operating Temperature . . . . . . . . . . . . . 0°C to +70°C
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . 65°C to +150°C
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are
stress specifications only and functional operation of the device at these or any other conditions above those listed in the
operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods
may affect product reliability.
Electrical Characteristics - Input/Supply/Common Output Parameters
TA = 0 - 70C; Supply Voltage VDD = 3.3 V+/-5%, VDDL = 2.5 V+/-5% (unless otherwise stated)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Input High Voltage
VIH
2VDD+0.3
V
Input Low Voltage
VIL
VSS-0.3
0.8
V
Input High Current
IIH
VIN = VDD
-5
5
A
IIL1
VIN = 0 V; Inputs with no pull-up resistors
-5
2
IIL2
VIN = 0 V; Inputs with pull-up resistors
-200
-100
CL = 0 pF; Select @ 66 MHz
97
110
CL = 0 pF; Select @ 100 MHz
91
105
CL = 0 pF; Select @ 133 MHz
100
130
CL = Max loads; Select @ 66 MHz
275
310
CL = Max loads; Select @ 100 MHz
267
300
CL = Max loads; Select @ 133 MHz
278
350
CL = 0 pF; Select @ 66 MHz
8
10
CL = 0 pF; Select @ 100 MHz
11
15
CL = 0 pF; Select @ 133 MHz
13
20
CL = Max loads; Select @ 66 MHz
22
70
CL = Max loads; Select @ 100 MHz
31
100
CL = Max loads; Select @ 133 MHz
37
130
IDD3.3PD
CL = Max loads
220
400
IDD.25PD
Input address VDD or GND
<1
10
Input Frequency
Fi
VDD = 3.3 V
12
14.318
16
MHz
Pin Inductance
Lpin
7nH
CIN
Logic Inputs
5
pF
COUT
Output pin capacitance
6
pF
CINX
X1 & X2 pins
27
45
pF
Transition time
1
Ttrans
To 1st crossing of target frequency
5
ms
Settling time
1
Ts
From1st crossing to 1% target frequency
5
ms
Clk Stabilization
1
TSTAB
FromVDD = 3.3 Vto 1% target frequency
5
ms
tPZH,tPZL
Output enable delay (all outputs)
1
10
ns
tPHZ,tPLZ
Output disable delay (all outputs)
1
10
ns
1
Guaranteed by design, not 100% tested in production.
Input Low Current
A
mA
IDD3.3OP
Delay
1
mA
Input Capacitance
1
IDD2.5OP
A
Powerdown Current
Operating Supply
Current