- 您现在的位置：买卖IC网 > PDF目录65535 > ICS9341YF (INTEGRATED DEVICE TECHNOLOGY INC) 133.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 PDF资料下载
参数资料
| 型号： | ICS9341YF |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 133.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封装： | SSOP-48 |
| 文件页数： | 6/9页 |
| 文件大小： | 207K |
| 代理商： | ICS9341YF |
6
ICS9341
Absolute Maximum Ratings
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . 7.0V
Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND 0.5 V to VDD +0.5 V
Ambient Operating Temperature . . . . . . . . . . . . 0°C to +70°C
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . 65°C to +150°C
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are
stress specifications only and functional operation of the device at these or any other conditions above those listed in the
operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods
may affect product reliability.
Electrical Characteristics - Input/Supply/Common Output Parameters
TA = 0 - 70 C; Supply Voltage VDD = VDDL = 3.3 V +/-5% (unless otherwise stated)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Input High Voltage
VIH
2
VDD+0.3
V
Input Low Voltage
VIL
VSS-0.3
0.8
V
Input High Current
IIH
VIN = VDD
0.1
5
A
Input Low Current
IIL1
VIN = 0 V; Inputs with no pull-up resistors
-5
2.0
A
Input Low Current
IIL2
VIN = 0 V; Inputs with pull-up resistors
-200
-100
A
IDD3.3OP66
Select @ 66MHz; Max discrete cap loads
215
250
mA
IDD3.3OP83
Select @ 83MHz; Max discrete cap loads
200
225
mA
IDD3.3OP100
Select @ 100MHz; Max discrete cap loads
180
200
mA
IDD3.3OP133
Select @ 133MHz; Max discrete cap loads
160
175
mA
Power Down Supply
Current
IDD3.3PD
PD# = 0
160
300
A
Input frequency
Fi
VDD = 3.3 V
12
14.318
16
MHz
CIN
Logic Inputs
5
pF
CINX
X1 & X2 pins
13.5
18
22.5
pF
Transition Time
1
TTrans
To 1st crossing of target Freq.
3
ms
Settling Time
1
TS
From 1st crossing to 1% target Freq.
1
ms
Clk Stabilization
1
TSTAB
From VDD = 3.3 V to 1% target Freq.
3ms
Skew
1
tCPUA-CPUB
VT = 1.5 V
100
350
ps
Skew
1
tCPU-PCI
VT = 1.5 V
500
800
ps
Operating Supply
Current
Input Capacitance
1
相关PDF资料 |
PDF描述 |
|---|---|
| ICS93701YGLFT | 93701 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| ICS93722YFT | 93722 SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 6 INVERTED OUTPUT(S), PDSO28 |
| ICS93722YFLFT | 93722 SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 6 INVERTED OUTPUT(S), PDSO28 |
| ICS93728YFLFT | LOW SKEW CLOCK DRIVER, 12 TRUE OUTPUT(S), 12 INVERTED OUTPUT(S), PDSO48 |
| ICS93732YGLF-T | 93732 SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 6 INVERTED OUTPUT(S), PDSO28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS9342 | 制造商:ICS 制造商全称:ICS 功能描述:133MHz Clock Generator and Integrated Buffer for PowerPC⑩ |
| ICS9342AFLF | 制造商:Integrated Device Technology Inc 功能描述: |
| ICS9342YF-T | 制造商:ICS 制造商全称:ICS 功能描述:133MHz Clock Generator and Integrated Buffer for PowerPC⑩ |
| ICS93701 | 制造商:ICS 制造商全称:ICS 功能描述:DDR Phase Lock Loop Clock Driver |
| ICS93701YGT | 制造商:ICS 制造商全称:ICS 功能描述:DDR Phase Lock Loop Clock Driver |
发布紧急采购，3分钟左右您将得到回复。