- 您现在的位置：买卖IC网 > PDF目录1999 > ICS94201DFLF (IDT, Integrated Device Technology Inc)IC FREQ GENERATOR PROGR 56-SSOP PDF资料下载
参数资料
| 型号： | ICS94201DFLF |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 14/19页 |
| 文件大小： | 0K |
| 描述： | IC FREQ GENERATOR PROGR 56-SSOP |
| 标准包装： | 26 |
| 类型： | 时钟/频率发生器，多路复用器 |
| PLL： | 是 |
| 主要目的： | Intel CPU 服务器 |
| 输入： | 晶体 |
| 输出： | 时钟 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:29 |
| 差分 - 输入:输出： | 无/无 |
| 频率 - 最大： | 500.03MHz |
| 电源电压： | 3.135 V ~ 3.465 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 56-BSSOP（0.295"，7.50mm 宽） |
| 供应商设备封装： | 56-SSOP |
| 包装： | 管件 |
| 其它名称： | 94201DFLF |
4
ICS94201
0428B - 11/28/05
Notes:
1.
The ICS clock generator is a slave/receiver, I
2C component. It can read back the data stored in the latches for
verification. Readback will support standard SMBUS controller protocol. The number of bytes to read back is defined
by writing to byte 6.
2.
When writing to bytes 14 - 15, bytes 16 - 17 and bytes 18 - 20, they must be written as a set. If for example, only byte
14 is written but not 15, neither byte 14 or 15 will load into the receiver.
3.
The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
4.
The input is operating at 3.3V logic levels.
5.
The data byte format is 8-bit bytes.
6.
To simplify the clock generator I
2C interface, the protocol is set to use only Block-Writes from the controller. The bytes
must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has
been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those
two bytes. The data is loaded until a Stop sequence is issued.
7.
At power-on, all registers are set to a default condition, as shown.
Register Name
Byte
Description
Pw d Default
Func tionality & Frequenc y Select
Register
0
Output frequency, hardware / I
2C frequency
select, s pread spectrum & output enable
control register.
See individua l byte
des cription
Output Control Registers
1-5
Active / inactive output control registers.
See individua l byte
des cription
Byte Count Read Back Register
6
W riting to this register will c onfigure by te
count and how many byte will be read back.
Do not write 00H to this byte.
06H
Latc hed Inputs Read Back
Register
7
The inverse of the latched inputs level could
be read back from this regis ter.
See individua l byte
des cription
W atchdog Control Regis ters
8 Bit[6:0]
W atchdog enable, watchdog status and
program mable 'safe' frequenc y' can be
configured in this register.
000,0000
VCO Control S election B it
8 Bit[7]
This bit selects whether the output
frequenc y is controled by hardware/by te 0
configurations or byte 14&15 programm ing.
0
W atchdog Tim er Count Register
9
W riting to this register will c onfigure the
number of seconds for the watchdog timer
to reset.
FFH
ICS Reserved Register
10
This is an unused register. W riting to this
register will not affect device functionality.
00H
Device ID, Vendor ID & Revision ID
Registers
11-12
Byte 11 bit[3:0] is ICS vendor id - 0001.
Other bits in these 2 registers designate
device revision ID of this part.
See individua l byte
des cription
ICS Reserved Register
13
Don't write into this register, writing 1's will
cause m alfunction.
00H
VCO Frequenc y Control Registers
14-15
These registers control the dividers ratio
into the phase detector and thus control the
VCO output frequency.
Depend on
ha rdware/byte 0
configuratio n
Spread Spectrum Control
Registers
16-17
These registers control the s pread
percentage amount.
Depend on
ha rdware/byte 0
configuratio n
Output Dividers Control Registers
18-20
Changing bits in these regis ters result in
frequenc y divider ratio changes. Incorrect
configuration of group output divider ratio
can cause system malfunction.
Depend on
ha rdware/byte 0
configuratio n
Group Skews Control Registers
21-23
Increment or decrement the group skew
amount as compared to the initial skew.
See individua l byte
des cription
Output Rise/Fall Time S elect
Registers
24
These registers will control the group rise
and fall time.
See individua l byte
des cription
Brief I
2C registers description for ICS94201
Programmable System Frequency Generator
相关PDF资料 |
PDF描述 |
|---|---|
| ICS950218AF | IC TIMING CTRL HUB P4 48-SSOP |
| ICS950908BFLF | IC TIMING CTRL HUB P4 56-SSOP |
| ICS951402AGLF | IC TIMING CTRL HUB P4 48-TSSOP |
| ICS95V847AGIT | IC CLOCK DRIVER 2.5V 24-TSSOP |
| ICS95V850AGT | IC CLK DVR PLL 1:10 48TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS94201DFLFT | 功能描述:IC FREQ GENERATOR PROGR 56-SSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP（0.209"，5.30mm 宽） 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT |
| ICS94201DFT | 功能描述:IC FREQ GENERATOR PROGR 56-SSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP（0.209"，5.30mm 宽） 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT |
| ICS94201YFT | 制造商:ICS 制造商全称:ICS 功能描述:Programmable System Frequency Generator for PII/III⑩ |
| ICS94203 | 制造商:ICS 制造商全称:ICS 功能描述:Programmable System Frequency Generator for PII/III⑩ |
| ICS94203F-T | 制造商:ICS 制造商全称:ICS 功能描述:Peripheral IC |
发布紧急采购，3分钟左右您将得到回复。