- 您现在的位置：买卖IC网 > PDF目录67706 > ICS94203YFLF-T (INTEGRATED DEVICE TECHNOLOGY INC) 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 PDF资料下载
参数资料
| 型号： | ICS94203YFLF-T |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 封装： | 0.300 INCH, SSOP-56 |
| 文件页数： | 15/18页 |
| 文件大小： | 183K |
| 代理商： | ICS94203YFLF-T |
6
ICS94203
Notes:
1. Inactive means outputs are held LOW and are disabled from switching. These outputs are designed to be configured at
power-on and are not expected to be configured during the normal modes of operation.
2. PWD = Power on Default
Byte 1: Output Control Register
(1 = enable, 0 = disable)
Notes:
1. Inactive means outputs are held LOW and are disabled from switching. These outputs are designed to be configured at
power-on and are not expected to be configured during the normal modes of operation.
2. PWD = Power on Default
Byte 3: Output Control Register
(1 = enable, 0 = disable)
Byte 2: Output Control Register
(1 = enable, 0 = disable)
Byte 4: Output Control Register
(1 = enable, 0 = disable)
Byte 5: Output Control Register
(1 = enable, 0 = disable)
Byte 6: Byte Count Read Back Register
Note: Writing to this register will configure byte count and
how many bytes will be read back, default is 6 bytes.
t
i
B#
n
i
PD
W
Pn
o
i
t
p
i
r
c
s
e
D
7
t
i
B8
31
7
M
A
R
D
S
6
t
i
B9
31
6
M
A
R
D
S
5
t
i
B0
41
5
M
A
R
D
S
4
t
i
B1
41
4
M
A
R
D
S
3
t
i
B4
41
3
M
A
R
D
S
2
t
i
B5
41
2
M
A
R
D
S
1
t
i
B6
41
1
M
A
R
D
S
0
t
i
B7
41
0
M
A
R
D
S
t
i
B#
n
i
PD
W
Pn
o
i
t
p
i
r
c
s
e
D
7
t
i
B9
1
2
_
6
V
3
6
t
i
B7
1
0
_
6
V
3
5
t
i
B8
1
_
6
V
3
4
t
i
B6
51
F
E
R
3
t
i
B4
51
0
C
I
P
A
O
I
2
t
i
B-
X
d
e
v
r
e
s
e
R
1
t
i
B0
51
1
K
L
C
U
P
C
0
t
i
B1
51
0
K
L
C
U
P
C
t
i
B#
n
i
PD
W
Pn
o
i
t
p
i
r
c
s
e
D
7
t
i
B-
0
)
e
t
o
N
(
d
e
v
r
e
s
e
R
6
t
i
B-
0
)
e
t
o
N
(
d
e
v
r
e
s
e
R
5
t
i
B-
0
)
e
t
o
N
(
d
e
v
r
e
s
e
R
4
t
i
B-
0
)
e
t
o
N
(
d
e
v
r
e
s
e
R
3
t
i
B-
0
)
e
t
o
N
(
d
e
v
r
e
s
e
R
2
t
i
B-
1
)
e
t
o
N
(
d
e
v
r
e
s
e
R
1
t
i
B-
1
)
e
t
o
N
(
d
e
v
r
e
s
e
R
0
t
i
B-
0
)
e
t
o
N
(
d
e
v
r
e
s
e
R
t
i
B#
n
i
PD
W
Pn
o
i
t
p
i
r
c
s
e
D
7
t
i
B-
1
)
d
e
v
r
e
s
e
R
(
6
t
i
B-
1
)
d
e
v
r
e
s
e
R
(
5
t
i
B-
1
)
d
e
v
r
e
s
e
R
(
4
t
i
B-
1
)
d
e
v
r
e
s
e
R
(
3
t
i
B1
31
1
M
A
R
D
S
2
t
i
B2
31
0
1
M
A
R
D
S
1
t
i
B3
31
9
M
A
R
D
S
0
t
i
B4
31
8
M
A
R
D
S
t
i
B#
n
i
PD
W
Pn
o
i
t
p
i
r
c
s
e
D
7
t
i
B-
0
d
e
v
r
e
s
e
R
6
t
i
B0
21
6
K
L
C
I
C
P
5
t
i
B9
11
5
K
L
C
I
C
P
4
t
i
B8
11
4
K
L
C
I
C
P
3
t
i
B7
11
3
K
L
C
I
C
P
2
t
i
B4
11
2
K
L
C
I
C
P
1
t
i
B3
11
1
K
L
C
I
C
P
0
t
i
B2
11
0
K
L
C
I
C
P
t
i
B#
n
i
PD
W
Pn
o
i
t
p
i
r
c
s
e
D
7
t
i
B
-1
)
d
e
v
r
e
s
e
R
(
6
t
i
B
-1
)
d
e
v
r
e
s
e
R
(
5
t
i
B
-1
)
d
e
v
r
e
s
e
R
(
4
t
i
B
7
21
z
H
M
8
4
_
4
2
3
t
i
B
-1
)
d
e
v
r
e
s
e
R
(
2
t
i
B
8
21
z
H
M
8
4
1
t
i
B
-1
)
d
e
v
r
e
s
e
R
(
0
t
i
B
7
31
F
_
M
A
R
D
S
相关PDF资料 |
PDF描述 |
|---|---|
| ICS94209YFLF-T | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS94210YF-PPP-T-LF | 166.66 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS94210YF-PPP-T-LF | 166.66 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS94210YF-T | 166.66 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS94210YFLF-T | 166.66 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS94203YF-T | 制造商:ICS 制造商全称:ICS 功能描述:Programmable System Frequency Generator for PII/III⑩ |
| ICS94206 | 制造商:ICS 制造商全称:ICS 功能描述:Programmable System Frequency Generator for PII/III⑩ |
| ICS94206YF-T | 制造商:ICS 制造商全称:ICS 功能描述:Programmable System Frequency Generator for PII/III⑩ |
| ICS94209 | 制造商:ICS 制造商全称:ICS 功能描述:Programmable Frequency Generator & Integrated Buffers for Pentium III Processor |
| ICS94209YF-T | 制造商:ICS 制造商全称:ICS 功能描述:Programmable Frequency Generator & Integrated Buffers for Pentium III Processor |
发布紧急采购，3分钟左右您将得到回复。