参数资料
型号: ICS950401YF-T
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: 时钟产生/分配
英文描述: 220 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
封装: 0.300 INCH, MO-118, SSOP-48
文件页数: 10/14页
文件大小: 108K
代理商: ICS950401YF-T
5
ICS950401
0499C—11/01/04
Byte0: Functionality and Frequency Select
t
i
B#
n
i
PD
W
Pn
o
i
t
p
i
r
c
s
e
D
70
)
e
c
n
o
e
t
i
r
W
(
e
l
b
a
s
i
d
e
t
i
r
W
1
6
0
=
0
.
e
l
b
a
n
E
m
u
r
t
c
e
p
S
d
a
e
r
p
S
e
l
b
a
n
E
=
1
;
e
l
b
a
s
i
D
2
5
0d
e
v
r
e
s
e
R
4
0d
e
v
r
e
s
e
R
3
5
40
2
S
F
2
8
40
1
S
F
1
10
0
S
F
0
0e
l
b
a
n
E
e
t
i
r
W
3
Notes:
1. Write Disable. A '1' written to this bit after a '1' is written to BYTE0/bit 0 will permanently disable writing to I2C until
the part is powered off. Once the clock generator has been write disabled, the SMBus controller should still accept and
acknowledge subsequent write cycles but it should not modify any of the registers.
2.
3. A '1' written to this bit after power-up will enable writing to I2C. Subsequent '0's written to this bit will disable
modification of all registers except this single bit. When a '1' is written to Byte 0 Bit 7, all modification is permanently
disabled until the device power cycles. Block write transactions to the interface will complete, however unless the
interface has been previously unlocked, the writes will have no effect. The effect of writing to this bit does not take effect
until the subsequent block write command.
4. Clarification on frequency select on power-up:
i. Upon power-up, Byte0, bits (5:1) [FS(4:0)] are set to default hardware settings.
ii. A '1' is written to Byte0, bit 0 to enable software control.
iii. Every time Byte0 is written, frequency input defaults will be affected.
iv. If a '0' is written to Byte0, bit0, the software control is disabled. Disabling software control does not cause the
contents of Byte0
to default back to hardware setting for FS(4:0).
n
i
P
d
a
e
r
p
St
i
B
S
Se
l
b
a
n
E
d
a
e
r
p
S
00
d
e
l
b
a
s
i
D
01
d
e
l
b
a
n
E
10
d
e
l
b
a
n
E
11
d
e
l
b
a
n
E
相关PDF资料
PDF描述
ICS9DB206CLT 9DB SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28
ICS9DB206CF 9DB SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28
IDT54FCT88915T55L FCT SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), CQCC28
IDT74FCT88915T133PY FCT SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PDSO28
IDT74FCT88915T55J FCT SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28
相关代理商/技术参数
参数描述
ICS950402 制造商:ICS 制造商全称:ICS 功能描述:AMD - K8 System Clock Chip
ICS950402YFLF-T 制造商:ICS 制造商全称:ICS 功能描述:AMD - K8 System Clock Chip
ICS950402YGLF-T 制造商:ICS 制造商全称:ICS 功能描述:AMD - K8 System Clock Chip
ICS950403 制造商:ICS 制造商全称:ICS 功能描述:AMD - K8? System Clock Chip
ICS950405 制造商:ICS 制造商全称:ICS 功能描述:AMD - K8 System Clock Chip