- 您现在的位置：买卖IC网 > PDF目录68606 > ICS950401YF-T (INTEGRATED DEVICE TECHNOLOGY INC) 220 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 PDF资料下载
参数资料
| 型号： | ICS950401YF-T |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 220 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封装： | 0.300 INCH, MO-118, SSOP-48 |
| 文件页数： | 12/14页 |
| 文件大小： | 108K |
| 代理商： | ICS950401YF-T |
7
ICS950401
0499C—11/01/04
T
I
B#
N
I
PD
W
PN
O
I
T
P
I
R
C
S
E
D
7
t
i
B-
0
d
e
v
r
e
s
e
R
6
t
i
B-
0
d
e
v
r
e
s
e
R
5
t
i
B-
0
d
e
v
r
e
s
e
R
4
t
i
B-
1
d
e
v
r
e
s
e
R
3
t
i
B-
0
d
e
v
r
e
s
e
R
2
t
i
B-
0
d
e
v
r
e
s
e
R
1
t
i
B-
0
d
e
v
r
e
s
e
R
0
t
i
B-
0
d
e
v
r
e
s
e
R
Byte 7: Reserved, Active/Inactive Register
(1= enable, 0 = disable)
T
I
B#
N
I
PD
W
PN
O
I
T
P
I
R
C
S
E
D
7
t
i
B-
0
r
e
g
i
r
T
e
s
l
u
P
e
l
g
n
i
S
6
t
i
B-
0
e
t
a
v
i
t
c
A
e
s
l
u
P
e
l
g
n
i
S
5
t
i
B-
0
)
d
e
v
r
e
s
e
R
(
4
t
i
B-
0
)
d
e
v
r
e
s
e
R
(
3
t
i
B-
0
)
d
e
v
r
e
s
e
R
(
2
t
i
B-
0
)
d
e
v
r
e
s
e
R
(
1
t
i
B-
0
)
d
e
v
r
e
s
e
R
(
0
t
i
B-
0
)
d
e
v
r
e
s
e
R
(
Byte 8: Single Pulse Mode Control Register
(1= enable, 0 = disable)
Notes:
ATPG Function: This feature is only used during processor Burn-In and is an optional feature
for the clk vendor to implement.
Two SMBus register bits are required to implement this feature:
ATPG Mode Bit: Enables/Disables ATPG mode
ATPG Pulse Bit: Triggers a single CPUclk pulse when set
Assuming that the clock synthesizer is operating either in Normal mode or PLL bypass
mode, following sequence may be followed to generate an ATPG pulse.
1. Set the Write Enable Bit (Byte/Bit 0) to program the Clock Synthesizer registers using
the SM Bus.
2. Use the ATPG Mode Bit in the clock synthesizer configuration space to enable/disable
the ATPG mode. When this bit is set, the ATPG mode is enabled and the differential
CPU clock outputs are pulled in differential low state (CPUT = 0 and CPUC = 1). The
ATPG mode also requires the USBclk (48MHz) to run as usual. All other clks (PCI,
Ref, PCI33_66, SuperIO are not used by the ATPG mode therefore can either be left
running or shut off.
3. Use the ATPG Pulse Bit in the clock synthesizer program space to generate the ATPG
pulse. When the ATPG Pulse Bit is set, a differential ATPG pulse will be generated on
the differential CPU clock pins. The pulse width of the ATPG pulse will be one CPU
clock period. The CPU clock period in the ATPG mode is same as the one in Normal
mode or PLL bypass mode.
4. Clear the ATPG Pulse Bit, as the clock synthesizer only recognizes 0 to 1 transition of
the ATPG pulse bit for next ATPG pulse generation.
5. Use the ATPG Pulse Bit to generate the next ATPG pulse (set to 1).
6. If the ATPG Pulse bit is not set and the ATPG Mode Bit is cleared then the synthesizer
should work in normal or PLL bypass mode.
相关PDF资料 |
PDF描述 |
|---|---|
| ICS9DB206CLT | 9DB SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| ICS9DB206CF | 9DB SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| IDT54FCT88915T55L | FCT SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), CQCC28 |
| IDT74FCT88915T133PY | FCT SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PDSO28 |
| IDT74FCT88915T55J | FCT SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS950402 | 制造商:ICS 制造商全称:ICS 功能描述:AMD - K8 System Clock Chip |
| ICS950402YFLF-T | 制造商:ICS 制造商全称:ICS 功能描述:AMD - K8 System Clock Chip |
| ICS950402YGLF-T | 制造商:ICS 制造商全称:ICS 功能描述:AMD - K8 System Clock Chip |
| ICS950403 | 制造商:ICS 制造商全称:ICS 功能描述:AMD - K8? System Clock Chip |
| ICS950405 | 制造商:ICS 制造商全称:ICS 功能描述:AMD - K8 System Clock Chip |
发布紧急采购，3分钟左右您将得到回复。