- 您现在的位置：买卖IC网 > PDF目录1999 > ICS951402AGLF (IDT, Integrated Device Technology Inc)IC TIMING CTRL HUB P4 48-TSSOP PDF资料下载
参数资料
| 型号： | ICS951402AGLF |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 14/23页 |
| 文件大小： | 0K |
| 描述： | IC TIMING CTRL HUB P4 48-TSSOP |
| 标准包装： | 39 |
| 系列： | TCH™ |
| 类型： | 时钟/频率发生器，多路复用器 |
| PLL： | 是 |
| 主要目的： | Intel CPU，Timing Control Hub? |
| 输入： | 晶体 |
| 输出： | 时钟 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:19 |
| 差分 - 输入:输出： | 无/是 |
| 频率 - 最大： | 210MHz |
| 电源电压： | 3.135 V ~ 3.465 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-TFSOP（0.240"，6.10mm 宽） |
| 供应商设备封装： | 48-TSSOP |
| 包装： | 管件 |
| 其它名称： | 951402AGLF |
21
Integrated
Circuit
Systems, Inc.
ICS951402
Advance Information
0660—05/05/05
The impact of asserting the PCI_STOP# signal will be the following. All PCI and stoppable PCI_F clocks will latch low in their
next high to low transition. The PCI_STOP# setup time tsu is 10 ns, for transitions to be recognized by the next rising edge.
PCI_STOP#
PCI_F 33MHz
PCI 33MHz
tsu
Assertion of PCI_STOP# Waveforms
PCI_STOP# - Assertion (transition from logic "1" to logic "0")
CPU_STOP#
CPUT
CPUC
The impact of asserting the CPU_STOP# pin is all CPU outputs that are set in the I
2C configuration to be stoppable via
assertion of CPU_STOP# are to be stopped after their next transition following the two CPU clock edge sampling as shown.
The final state of the stopped CPU signals is CPUT=High and CPUC=Low. There is to be no change to the output drive current
values. The CPUT will be driven high with a current value equal to (MULTSEL0) X (I REF), the CPUC signal will not be driven.
CPU_STOP# - Assertion (transition from logic "1" to logic "0")
Assertion of CPU_STOP# Waveforms
相关PDF资料 |
PDF描述 |
|---|---|
| ICS95V847AGIT | IC CLOCK DRIVER 2.5V 24-TSSOP |
| ICS95V850AGT | IC CLK DVR PLL 1:10 48TSSOP |
| ICS95V857ALT | IC CLK DVR PLL 1:10 40TVSOP |
| ICS95V857CKLF8 | IC CLK DVR PLL 1:10 40VFQFN |
| ICS97U870AKT | IC CLK DVR PLL 1:10 40VFQFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS951402AGLFT | 功能描述:IC TIMING CTRL HUB P4 48-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:TCH™ 标准包装:28 系列:- 类型:时钟/频率发生器 PLL:是 主要目的:Intel CPU 服务器 输入:时钟 输出:LVCMOS 电路数:1 比率 - 输入:输出:3:22 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:64-TFSOP （0.240"，6.10mm 宽） 供应商设备封装:64-TSSOP 包装:管件 |
| ICS951402YFLF-T | 制造商:ICS 制造商全称:ICS 功能描述:Programmable Timing Control Hub for P4 processor |
| ICS951402YGLF-T | 制造商:ICS 制造商全称:ICS 功能描述:Programmable Timing Control Hub for P4 processor |
| ICS951403 | 制造商:ICS 制造商全称:ICS 功能描述:AMD-K7 System Clock Chip |
| ICS951403YFLF-T | 制造商:ICS 制造商全称:ICS 功能描述:AMD-K7 System Clock Chip |
发布紧急采购，3分钟左右您将得到回复。