参数资料
型号: ICSSSTUB32871AHMLFT
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: 锁存器
英文描述: 32871 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
封装: 5 X 11.50 MM, MO-205, TFBGA-96
文件页数: 6/18页
文件大小: 199K
代理商: ICSSSTUB32871AHMLFT
14
1186G—04/16/07
ICSSSTUB32871A
Notes: 1. CL includes probe and jig capacitance.
2. All input pulses are supplied by generators having the following characteristics: PRR
≤ 10MHz, ZO =
50
Ω, input slew rate = 1 V/ns ±20% (unless otherwise specified).
CL = 10 pF
(see Note 1)
LOAD CIRCUIT – HIGH-TO-LOW SLEW-RATE MEASUREMENT
Test Point
DUT
Out
dt _f
VOL
VOH
VOLTAGE WAVEFORMS – HIGH-TO-LOW SLEW-RATE MEASUREMENT
80%
Output
20%
dv _f
RL = 50Ω
CL = 10 pF
(see Note 1)
LOAD CIRCUIT – LOW-TO-HIGH SLEW-RATE MEASUREMENT
Test Point
DUT
Out
dt _r
VOL
VOH
VOLTAGE WAVEFORMS – LOW-TO-HIGH SLEW-RATE MEASUREMENT
80%
Output
20%
dv _r
RL = 50Ω
VDD
Figure 7
Output Slew-Rate Measurement Information (V
= 1.8V 0.1V)
DD
±
相关PDF资料
PDF描述
ICSSSTUF32864AYH-T SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
ICSSSTUF32864AYHLF-T SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
ICSSSTUF32864AYHLF-T SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
ICSSSTUF32864YHLFT SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
ICSSSTUF32866EHT SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
相关代理商/技术参数
参数描述
ICSSSTUB32871AZLFT 制造商:ICS 制造商全称:ICS 功能描述:27-Bit Registered Buffer for DDR2
ICSSSTUB32871AZT 制造商:ICS 制造商全称:ICS 功能描述:27-Bit Registered Buffer for DDR2
ICSSSTUB32872A 制造商:ICS 制造商全称:ICS 功能描述:28-Bit Registered Buffer for DDR2
ICSSSTUBF32866A 制造商:ICS 制造商全称:ICS 功能描述:25-Bit Configurable Registered Buffer for DDR2
ICSSSTUBF32866AZ(LF)T 制造商:ICS 制造商全称:ICS 功能描述:25-Bit Configurable Registered Buffer for DDR2