- 您现在的位置：买卖IC网 > PDF目录65535 > ICSSSTV16857CL-T (INTEGRATED DEVICE TECHNOLOGY INC) SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48 PDF资料下载
参数资料
| 型号： | ICSSSTV16857CL-T |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 锁存器 |
| 英文描述： | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48 |
| 封装： | 4.40 MM, 0.40 MM PITCH, MO-153, TVSOP-48 |
| 文件页数： | 6/9页 |
| 文件大小： | 220K |
| 代理商： | ICSSSTV16857CL-T |
6
ICSSSTV16857C
0002F—10/25/02
Notes:
1. CL incluces probe and jig capacitance.
2. IDD tested with clock and data inputs held at VDDQ or GND, and IO = 0 mA.
3. All input pulses are supplied by generators having the following characteristics: PRR @10 MHz,
Zo=50
, input slew rate = 1 V/ns ±20% (unless otherwise specified).
4. The outputs are measured one at a time with one transition per measurement.
5. VTT = VREF = VDDQ/2
6. VIH = VREF + 310mV (AC voltage levels) for differential inputs. VIH = VDDQ for LVCMOS input.
7. VIL = VREF - 310mV (AC voltage levels) for differential inputs. VIL = GND for LVCMOS input.
8. tPLH and tPHL are the same as tpd
Test Point
Load Circuit
From Output
Under Test
C= 30 pF
(see Note 1)
L
VTT
R =
L 50
LVCMOS
RESET#
Input
LVCMOS
RESET#
Input
V
DDQ
/2
V
DDQ
/2
tinact
tact
I
(see note 2)
DD
IDDH
IDDL
10%
90%
Voltage and Current Waveforms
Inputs Active and Inactive Times
Voltage Waveforms - Propagation Delay Times
Figure 1 - Parameter Measurement Information (V
DDQ = 2.5V ±0.2V)
Voltage Waveforms - Pulse Duration
Voltage Waveforms - Setup and Hold Times
VDDQ
0V
t
w
t
S
t
h
VIH
VOH
VTT
VOH
VIH
VIL
VOL
VI(pp)
VIL
VREF
VICR
tPHL
V/2
DD
VICR
Input
Timing
Input
Timing
Input
Output
ICSSSTV16857C
DDR 14-Bit Registered Buffer
TSD
IDT / ICS DDR 14-Bit Registered Buffer
ICSSSTV16857C
6
相关PDF资料 |
PDF描述 |
|---|---|
| ICSSSTV16857YG-T | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48 |
| ICSSSTV16857YLLF-T | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48 |
| ICSSSTV16859CG-T | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO64 |
| SSTV16859CKLF | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CQCC56 |
| ICSSSTV16859YKLF | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CQCC56 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICSSSTV16857YG-T | 制造商:ICS 制造商全称:ICS 功能描述:DDR 14-Bit Registered Buffer |
| ICSSSTV16857YL-T | 制造商:ICS 制造商全称:ICS 功能描述:DDR 14-Bit Registered Buffer |
| ICSSSTV16859 | 制造商:ICS 制造商全称:ICS 功能描述:DDR 13-Bit to 26-Bit Registered Buffer |
| ICSSSTV16859CG-T | 制造商:ICS 制造商全称:ICS 功能描述:DDR 13-Bit to 26-Bit Registered Buffer |
| ICSSSTV16859YG-T | 制造商:ICS 制造商全称:ICS 功能描述:DDR 13-Bit to 26-Bit Registered Buffer |
发布紧急采购，3分钟左右您将得到回复。